CMOS Switched-Current Ladder Filters

IEEE Journal of Solid-State Circuits

Volumn 25, Issue 6, 1990, Pages 1360-1367

  Allstot, David J ^b  

^a WASHINGTON STATE UNIVERSITY   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, CMOS--DESIGN;

CMOS CIRCUITS; FILTER SYNTHESIS TECHNIQUES; SWITCHED CURRENT LADDER FILTERS;

ELECTRIC FILTERS, SWITCHED;

EID: 0025562754     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.62163     Document Type: Article

References (19)

1. D. Vallancourt, Y. P. Tsvidis, and S. J. Daubert, “Sampled-current circuits,” in Proc. IEEE Int. Symp. Circuits Syst., May 1989, pp. 1592–1595.
2. D. Vallancourt, Y. P. Tsvidis, and S. J. Daubert, “Current-copier cells,” Electron. Lett., vol. 24, no. 25, pp. 1560–1562, Dec. 8, 1988.
3. D. W. J. Groeneveld, H. J. Schouwenaars, H. A. H. Termeer, and C. A. A. Bastiaansen, “A self-calibration technique for monolithic high-resolution D/A converters,” IEEE J. Solid-State Circuits, vol. 24, no. 6, pp. 1517–1522, Dec. 1989.
4. G. Wegmann and E. A. Vittoz, “Very accurate dynamic current mirrors,” Electron. Lett., vol. 25, pp. 644–646, May 11, 1989.
5. J. B. Hughes, N,. C. Bird, and I. C. Macbeth, “Switched current—A new technique for analog sampled-data signal processing,” in Proc. IEEE Int. Symp. Circuits Syst., May 1989, 1584–1587.
6. T. S. Fiez and D. J. Allstot, “A CMOS switched-current filter technique,” in ISSCC Dig. Tech. Papers, Feb. 1990, pp. 206, 207, 297.
7. D. J. Allstot and W. C. Black, Jr., “Technological design considerations for monolithic MOS switched-capacitor filtering systems,” Proc. IEEE, vol. 71, no. 8, 967–986, Aug. 1983.
8. D. J. Allstot, R. W. Brodersen, and P. R. Gray, “MOS switched capacitor ladder filters,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 806–814, Dec. 1978.
9. G. M. Jacobs, D. J. Allstot, R. W. Brodersen, and P. R. Gray, “Design techniques for MOS switched capacitor ladder filters,” IEEE Trans. Circuits Syst., vol. CAS-25, pp. 1014–1021, Dec. 1978.
10. H. J. Orchard, “Inductorless filters,” Electron. Lett., vol. 2, pp. 224–225, June 1966.
11. L. T. Bruton, “Low-sensitivity digital ladder filters,” IEEE Trans. Circuits Syst., vol. CAS-22, no. 3, pp. 168–176, Mar. 1975.
12. K. Martin and A. S. Sedra, “Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters,” IEEE Trans. Circuits Syst., vol. CAS-28, no. 8, pp. 822–829, Aug. 1981.
13. J.-S. Shyu, G. C. Temes, and F. Krummenacher, “Random error effects in matched MOS capacitors and current sources,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 948–955, Dec. 1984.
14. K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 1057–1066, Dec. 1986.
15. H. C. Yang, T. S. Fiez, and D. J. Allstot, “Current-feedthrough effects and cancellation techniques in switched-current circuits,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 3186–3188.
16. J.H. Shieh, M. Patil, and B. J. Sheu, “Measurement and analysis of charge injection in MOS analog switches,” IEEE J. Solid-State Circuits, vol. SC-22, no. 2, pp. 277–281, Apr. 1987.
17. E. Vittoz, “Microwatt switched capacitor circuit design,” Electro-component Sci. Technol., vol. 9, no. 4, pp. 263–273, 1982.
18. C. Eichenberger and W. Guggenbuhl, “On charge injection in analog MOS switches and dummy switch compensation techniques,” IEEE Trans. Circuits Syst., vol. 37, no. 2, pp. 256–264, Feb. 1990.
19. J. B. Hughes, I. C. Macbeth, and D. M. Pattullo, “Second generation switched current signal processing,” in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 2805–2808.