A high-speed tandem-crosspoint ATM switch architecture with input and output buffers

IEICE Transactions on Communications

Volumn E81-B, Issue 2, 1998, Pages 215-222

  Oki, Eiji ^a   Yamanaka, Naoaki ^a  

^a NTT Network Service Systems Laboratories   (Japan)

Author keywords

ATM; Buffer; Crosspoint; High speed; Switch

Indexed keywords

ALGORITHMS; BUFFER STORAGE; CONGESTION CONTROL (COMMUNICATION); COST EFFECTIVENESS; CROSSBAR EQUIPMENT; SWITCHING SYSTEMS; TELECOMMUNICATION TRAFFIC;

TANDEM CROSSPOINT (TDXP) SWITCH;

ASYNCHRONOUS TRANSFER MODE;

EID: 0031999673     PISSN: 09168516     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (23)

1. H. Ishikawa, "Evolving from narrowband," IEEE Commun. Mag. , vol. 30, no. 8, pp. 32-36, 1992.
2. E. Oki, N. Yamanaka, and F. Pitcho, "Multiple-availability-level ATM network architecture," IEEE Commun. Mag. , vol. 33, no. 9, pp. 80-88, 1995.
3. N. Yamanaka, S. Yasukawa, E. Oki, and T. Kurimoto, "OPTIMA: Tb/s ATM switching system architecture," Proc. IEEE ATM'97 Workshop, pp. 691-696, 1997.
4. T. Chancy, J. A. Fingerhut, M. Flucke, and J. S. Turner, "Design of a gigabit ATM switch," Proc. IEEE INFOCOM'97, pp. 2-11.
5. K. Genda and N. Yamanaka, "TORUS-switch: Scalable Tb/s ATM switch architecture based on the internal speedup ATM switch," Proc. IEEE GLOBECOM'95, pp. 17381745, 1995.
6. E. Munter, J. Parker, and P. Kirkby, "A high-capacity ATM switch based on advanced electronic and optical techniques," IEEE Commun. Mag. , pp. 64-71, 1995.
7. A. Takase, T. Kozaki, M. Takatori, and H. Abe, "Datapath architecture and technology for large scale ATM switching systems," Proc. IEEE GLOBECOM'96, pp. 1395-1399.
8. H. Kuwahara, N. Endo, M. Ogino, and T. Kozaki, "A Shared bufler memory switch for an ATM exchange," Proc. IEEE ICC'89, pp. 118-122, 1989.
9. H. Yamada, S. Yamada, H. Kai, and T. Takahashi, "A multi-purpose memory switch LSI for ATM-based systems," Proc. IEEE GLOBECOM'90, pp. 1602-1607, 1990. [10] H. Tomonaga, N. Matsuoka, Y. Kato, and Y. Watanabe, "High-speed switching module for a large capacity ATM switching system," Proc. IEEE GLOBECOM'92, pp. 123127, 1992.
10. N. Yamanaka, K. Endo, K. Genda, H. Fukuda, T. Kishimoto, and S. Sasaki, "320Gb/s high-speed ATM switching system hardware technologies based on copperpolyimide MCM," IEEE Trans. CPMT, vol. 18, pp. 83-91, 1995.
11. K. Genda, Y. Doi, K. . Endo, T. Kawamura, and S. Sasaki, "A 160-Gb/s ATM switching system using an internal speed-up crossbar switch," Proc. IEEE GLOBECOM'94, pp. 123-133, 1994.
12. G. Balboni, M. Collivignarelli, L. Licciardi, A. Paglialunga, G. Rigolio, and F. Zizza, "From transport backbone to service platform: facing the broadband switch evolution," Proc. ISS'95, p. 6, 1995.
13. T. Kawamura, H. Ichino, M. Suzuki, K. Genda, and Y. Doi, "Over 20Gbit/s throughput ATM crosspoint switch large scale intecrated circuit usine Si bipolar technoloay," Electron. Lett. , vol. 30, pp. 854-855, 1994.
14. Y. Oie, T. Suda, M. Murata, D. Kolson, and H. Miyahara, "Survey of switching techniques in high-speed networks and their performance," Proc. IEEE INFO-COM'90, pp. 1242-1251.
15. M.J. Karol, M. G. Hluchyj, and S. P. Morgan, "Input versus output queueing on a space-division packet switch," IEEE Trans. Commun. , vo!. COM-35, pp. 1347-1356, Dec. 1987.
16. Y. Oie, M. Murata, K. Kubota, and H. Miyahara, "Effect of speedup in nonblocking packet switch," Proc. ICC89, p. 410, 1989.
17. L. Licciardi and F. Serio, "Technical solutions in a flexible and modular architecture for ATM switching," Proc. Int. Symp. on Commun. (ISCOM'95), pp. 359-366, 1995.
18. M. Collivignarelli, A. Daniele, P. De Nicola, L. Licciardi, M. Turolla, and A. Zappalorto, "A complete set of VLSI circuits for ATM switching," Proc. IEEE GLOBECOM'94, pp. 134-138, 1994.
19. J.S. Turner, "Design of a broadcast packet switching networks," IEEE Trans. Commun. , vol. 36, pp. 734-743, 1988.
20. P. Newman, "A fast packet switch for the integrated services backbone network," IEEE J. Sel. Areas Commun. , vol. 6, pp. 1468-1479, 1988.
21. Y. Ohtomo, S. Yasuda, M. Nogawa, J. I noue, K. Yamakoshi, H. Sawada, M. Ino, S. Hino, Y. Sato, Y. Takei, T. Watanabe, and K. Tekeya, "A 40Gb/s 8x8 ATM Switch LSI usine 0. 25/im CMOS/SIMOX," Proc. ISSCC97,'FA 9. 3, pp. 154-155, 1997.
22. J.W. Byun, "Survey of commercially available ATM switches," Proc. Asia-Pacific Conf. Commun. (APCC95), 5A. l. l,pp. 491-495, 1995.
23. E. Oki and N. Yamanaka, "Scalable crosspoint buffering ATM switch architecture using distributed arbitration scheme," Proc. IEEE ATM'97 Workshop, pp. 28-35, 1997.