A cost-efficient and fully-pipelinable architecture for DCT/IDCT

IEEE Transactions on Consumer Electronics

Volumn 45, Issue 3, 1999, Pages 515-525

  Hsiao, Shen Fu ^a   Shiue, Wei Ren ^a   Tseng, Jian Ming ^a  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0002911161     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/30.793535     Document Type: Article

References (15)

1. N. Ahmed, et al., "Discrete cosine transform" , IEEE Trans. Comput., vol. C-23, pp. 90-93, Jan. 1974.
2. N. I. Cho and S. U. Lee, "Fast Algorithm and Implementation of 2-D Discrete Cosine Transform", IEEE Trans. Circuits and Systems, Vol. 38, pp. 297-305, Mar. 1991.
3. N. I. Cho, et al., "On Regular Structure for the Fast 2-D DCT Algorithm", IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 40, NO. 4. pp. 259-266, Apr. 1993.
4. Z. Cvetkovic and M. V. Popovic, "New fast recursive algorithms for the computation of discrete cosine and sine transforms," IEEE Trans. Signal Processing, vol. 40, no. 8, pp. 2083-2086, Aug. 1992
5. H. S. Hou, "A fast recursive algorithm for computing the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-35, no. 10, pp. 1455-1461, Oct. 1987.
6. B. G. Lee, "A new algorithm to compute the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, no. 6, pp. 1243-1245, Dec. 1984.
7. Y. P. Lee, et al., "A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method," IEEE Trans. Circuits and Systems for Video Technology, vol. 7, no. 3, pp. 459-467, June 1997.
8. A. Madisetti and A. N. Willson, "A 700 MHz 2-D 8 × 8 DCT/IDCT Processor for HDTV Applications", IEEE Trans. Circuits and Systems for Video Technology, Vol. 5, No. 4, pp. 158-165, Apr. 1995.
9. D. Stawecki and W. Li, "DCT/IDCT Processor Design for High Data Rate Image Coding", IEEE Trans. Circuits and Systems for Video Technology, Vol. 2, No. 6, pp. 135-146, June 1992.
10. M. T. Sun, et al., "VLSI implementation of a 16×16 discrete cosine transform," IEEE Trans. Circuits Systems, vol. 36, no. 4, pp. 610-617, Apr. 1989.
11. S. Uramoto, et al., "A 100-MHz 2-D Discrete Cosine Transform Core Processor", IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, pp. 492-498, Apr. 1992.
12. J. H. Hsiao, et al., "High throughput CORDIC-based systolic array design for the discrete cosine transform," IEEE Trans. Circuits and Systems for Video Technology, vol. 5, no. 3, pp. 218-225, June 1995.
13. S. B. Pan and R.-H. Park, "Unified Systolic Arrays for Computation of the DCT/DST/DHT", IEEE Trans. Circuits and Systems for Video Technology, Vol. 7, No. 2, pp. 413-419, Apr. 1997.
14. M. F. Aburdene, et al., "Computation of discrete cosine transform using Clenshaw's recurrence formula," IEEE Signal Processing Letters, vol. 2, no. 8, pp. 155-156, Aug. 1995.
15. M. J. Narashimha and A. M. Peterson, "On the computation of the discrete cosine transform," IEEE Trans. Communication, vol. 26, no. 6, pp.934-936, Jun. 1978.