-
1
-
-
0027141288
-
Canonical Restricted Mixed-Polarity Exclusive-OR Sums of Products and the Efficient Algorithm for Their Minimization
-
Jan.
-
L. Csanky, M.A. Perkowski, and I. Schäfer, "Canonical Restricted Mixed-Polarity Exclusive-OR Sums of Products and the Efficient Algorithm for Their Minimization," IEE Proc.-E, vol. 140, no. 1, pp. 69-77, Jan. 1993.
-
(1993)
IEE Proc.-E
, vol.140
, Issue.1
, pp. 69-77
-
-
Csanky, L.1
Perkowski, M.A.2
Schäfer, I.3
-
2
-
-
0024681171
-
Fault Detection in Combinational Networks by Reed-Muller Transforms
-
June
-
T.R. Damarla and M. Karpovsky, "Fault Detection in Combinational Networks by Reed-Muller Transforms," IEEE Trans. Computers, vol. 38, no. 6, pp. 788-797, June 1989.
-
(1989)
IEEE Trans. Computers
, vol.38
, Issue.6
, pp. 788-797
-
-
Damarla, T.R.1
Karpovsky, M.2
-
4
-
-
0030283284
-
GRMIN: A Heuristic Simplification Algorithm for Generalized Reed-Muller Expressions
-
Nov.
-
D. Debnath and T. Sasao "GRMIN: A Heuristic Simplification Algorithm for Generalized Reed-Muller Expressions," IEE Proc. Computer Digital Technology, vol. 143, no. 6, pp. 376-384, Nov. 1996.
-
(1996)
IEE Proc. Computer Digital Technology
, vol.143
, Issue.6
, pp. 376-384
-
-
Debnath, D.1
Sasao, T.2
-
5
-
-
0019601798
-
On Closedness and Test Complexity of Logic Circuits
-
Aug.
-
H. Fujiwara, "On Closedness and Test Complexity of Logic Circuits," IEEE Trans. Computers, vol. 30, no. 8, pp. 556-562, Aug. 1981.
-
(1981)
IEEE Trans. Computers
, vol.30
, Issue.8
, pp. 556-562
-
-
Fujiwara, H.1
-
8
-
-
0015203081
-
On Realizations of Boolean Functions Requiring a Minimal or Near Minimal Number of Test
-
Dec.
-
J.P. Hayes, "On Realizations of Boolean Functions Requiring a Minimal or Near Minimal Number of Test," IEEE Trans. Computers, vol. 20, no. 12, pp. 1,506-1,513, Dec. 1971.
-
(1971)
IEEE Trans. Computers
, vol.20
, Issue.12
-
-
Hayes, J.P.1
-
9
-
-
0042467175
-
Fast Minimization of Mixed-Polarity AND-XOR Canonical Networks
-
Oct.
-
M.A. Perkowski, L. Csanky, A. Sarabi, and I. Schäfer, "Fast Minimization of Mixed-Polarity AND-XOR Canonical Networks," Proc. ICCD-92, pp. 33-36, Oct. 1992.
-
(1992)
Proc. ICCD-92
, pp. 33-36
-
-
Perkowski, M.A.1
Csanky, L.2
Sarabi, A.3
Schäfer, I.4
-
10
-
-
0017932373
-
Universal Test Sets for Multiple Fault Detection in AND-EXOR Arrays
-
Feb.
-
D.K. Pradhan, "Universal Test Sets for Multiple Fault Detection in AND-EXOR Arrays," IEEE Trans. Computers, vol. 27, no. 2, pp. 181-187, Feb. 1978.
-
(1978)
IEEE Trans. Computers
, vol.27
, Issue.2
, pp. 181-187
-
-
Pradhan, D.K.1
-
11
-
-
33747095088
-
Easily Testable Realization for Logic Functions
-
Univ. of Iowa, May
-
S.M. Reddy, "Easily Testable Realization for Logic Functions," Technical Report no. 54, Univ. of Iowa, May 1972.
-
(1972)
Technical Report No. 54
-
-
Reddy, S.M.1
-
12
-
-
0015434912
-
Easily Testable Realizations for Logic Functions
-
Nov.
-
S.M. Reddy, "Easily Testable Realizations for Logic Functions," IEEE Trans. Computers, vol. 21, no. 11, pp. 1,183-1,188, Nov. 1972.
-
(1972)
IEEE Trans. Computers
, vol.21
, Issue.11
-
-
Reddy, S.M.1
-
13
-
-
0016568078
-
Fault Detecting Test Sets for Reed-Muller Canonic Networks
-
Oct.
-
K.K. Saluja and S.M. Reddy, "Fault Detecting Test Sets for Reed-Muller Canonic Networks," IEEE Trans. Computers, vol. 24, no. 1, pp. 995-998, Oct. 1975.
-
(1975)
IEEE Trans. Computers
, vol.24
, Issue.1
, pp. 995-998
-
-
Saluja, K.K.1
Reddy, S.M.2
-
14
-
-
0026992970
-
Fast Exact and Quasi-Minimal Minimization of Highly Testable Fixed Polarity AND/ XOR Canonical Networks
-
June
-
A. Sarabi and M.A. Perkowski, "Fast Exact and Quasi-Minimal Minimization of Highly Testable Fixed Polarity AND/ XOR Canonical Networks," Proc. Design Automation Conf. 1992, pp. 20-35, June 1992.
-
(1992)
Proc. Design Automation Conf.
, vol.1992
, pp. 20-35
-
-
Sarabi, A.1
Perkowski, M.A.2
-
16
-
-
0025387007
-
On the Complexity of MOD-2 Sum PLA's
-
Feb.
-
T. Sasao and P. Besslich, "On the Complexity of MOD-2 Sum PLA's," IEEE Trans. Computers, vol. 39, no. 2, pp. 262-266, Feb. 1990.
-
(1990)
IEEE Trans. Computers
, vol.39
, Issue.2
, pp. 262-266
-
-
Sasao, T.1
Besslich, P.2
-
17
-
-
0010946996
-
AND-EXOR Expressions and Their Optimization
-
T. Sasao, ed. Kluwer Academic Publishers
-
T. Sasao, "AND-EXOR Expressions and Their Optimization," Logic Synthesis and Optimization, T. Sasao, ed. Kluwer Academic Publishers, 1993.
-
(1993)
Logic Synthesis and Optimization
-
-
Sasao, T.1
-
18
-
-
0027593749
-
EXMIN2: A Simplification Algorithm for Exclusive-OR Sum-of-Products Expressions for Multiple-Valued-Input Two-Valued-Output Functions
-
May
-
T. Sasao, "EXMIN2: A Simplification Algorithm for Exclusive-OR Sum-of-Products Expressions for Multiple-Valued-Input Two-Valued-Output Functions," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 5, pp. 621-632, May 1993.
-
(1993)
IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems
, vol.12
, Issue.5
, pp. 621-632
-
-
Sasao, T.1
-
20
-
-
0030391634
-
Generalized Reed-Muller Expressions: Complexity and an Exact Minimization Algorithm
-
Dec.
-
T. Sasao and D. Debnath, "Generalized Reed-Muller Expressions: Complexity and an Exact Minimization Algorithm," IEICE Trans. Fundamentals, vol. E78-A, no. 12, pp. 2,123-2,130, Dec. 1996.
-
(1996)
IEICE Trans. Fundamentals
, vol.E78-A
, Issue.12
-
-
Sasao, T.1
Debnath, D.2
-
21
-
-
0002746866
-
Representations of Logic Functions Using EXOR Operators
-
T. Sasao and M. Fujita, eds. Kluwer Academic Publishers
-
T. Sasao, "Representations of Logic Functions Using EXOR Operators," Representation of Descrete Functions, T. Sasao and M. Fujita, eds. Kluwer Academic Publishers, 1996.
-
(1996)
Representation of Descrete Functions
-
-
Sasao, T.1
-
22
-
-
0017429684
-
Diagnosis of Faults in Linear Tree Networks
-
Jan.
-
S.C. Seth and K.L. Kodandapani, "Diagnosis of Faults in Linear Tree Networks," IEEE Trans. Computers, vol. 26, no. 1, pp. 29-33, Jan. 1977.
-
(1977)
IEEE Trans. Computers
, vol.26
, Issue.1
, pp. 29-33
-
-
Seth, S.C.1
Kodandapani, K.L.2
-
23
-
-
27144438632
-
Easily Testable AND-XOR Combinational Logic Circuits
-
Jan.
-
T. Yamada, "Easily Testable AND-XOR Combinational Logic Circuits," (in Japanese) Trans. IECE, vol. J.66-D, no. 1, pp. 105-110, Jan. 1983.
-
(1983)
Trans. IECE
, vol.J.66-D
, Issue.1
, pp. 105-110
-
-
Yamada, T.1
|