GRMIN2: A heuristic simplification algorithm for generalised Reed-Muller expressions

IEE Proceedings: Computers and Digital Techniques

Volumn 143, Issue 6, 1996, Pages 376-384

  Debnath, D ^a   Sasao, T ^a  

^a KYUSHU INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

AND EXOR; Easily testable networks; Logic minimisation; Reed Muller expression

Indexed keywords

FUNCTIONS; HEURISTIC METHODS; LOGIC GATES; NETWORKS (CIRCUITS); NUMBER THEORY;

GENERALIZED REED-MULLER EXPRESSIONS; HEURISTIC SIMPLIFICATION ALGORITHM; LOGIC MINIMIZATION; POSITIVE POLARITY REED-MULLER EXPRESSIONS;

ALGORITHMS;

EID: 0030283284     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19960826     Document Type: Article

References (26)

1. EVEN, S., KOHAVI, I., and PAZ, A.: 'On minimal modulo-2 sum of products for switching functions', IEEE Trans., 1967, EC-16, pp. 671-674
2. KOZLOWSKI, T., DAGLESS, E.L., and SAUL, J.M.: 'An enhanced algorithm for the minimization of exclusive-OR Sum-of-products for incompletely specified functions'. Proceedings of international conference on Computer design, 1995, pp. 244-249
3. MUKHOPADHYAY, A., and SCHMITZ, G.: 'Minimization of EXCLUSIVE OR and LOGICAL EQUIVALENCE switching circuits', IEEE Trans., 1970, C-19, (2), pp. 132-140
4. SASAO, T., and BESSLICH, P.: 'On the complexity of MOD-2 sum PLA's', IEEE Trans., 1990, C-39, (2), pp. 262-266
5. SASAO, T.: 'EXMIN2: A simplification algorithm for exclusive-OR sum-of-products expressions for multiple-valued input two-valued output functions', IEEE Trans., 1993, CAD-12, (5), pp. 621-632
6. THOMSON, P., and MILLER, J.F.: 'Symbolic method for simplifying AND-EXOR representations of Boolean functions using a binary decision technique and a genetic algorithm', IEE Proc. Comput. Digital Tech., 1996, 143, (2), pp. 151-155
7. FUJIWARA, H.: 'Logic testing and design for testability' (MIT Press, 1985)
8. REDDY, S.M.: 'Easily testable realizations for logic functions', IEEE Trans., 1972, C-21, (11), pp. 1183-1188
9. SALUJA, K.K., and REDDY, S.M.: 'Fault detecting test sets for Reed-Muller canonic networks', IEEE Trans., 1975, C-24, (1), pp. 995-998
10. SASAO, T.: 'Easily testable realizations for generalized Reed-Muller expressions'. Proceedings of IEEE third Asian test symposium, 1994, pp. 157-162
11. DAVIO, M., DESCHAMPS, J-P., and THAYSE, A.: 'Discrete and switching functions' (McGraw-Hill International, 1978)
12. GREEN, D.: 'Modern logic design' (Addison-Wesley, 1986)
13. GREEN, D.: 'Families of Reed-Muller canonical forms', Int. J. Electron., 1991, 70, (2), pp. 259-280
14. SASAO, T.: 'AND-EXOR expressions and their optimization', in SASAO, T., (Ed.): 'Logic synthesis and optimization' (Kluwer, 1993)
15. SASAO, T., and DEBNATH, D.: 'An exact minimization algorithm for generalized Reed-Muller expressions'. Proceedings of IEEE Asia-Pacific conference on Circuits and systems, 1994, pp. 460-465
16. COHN, M.: 'Inconsistent canonical forms of switching functions', IRE Trans., 1962, EC-11, pp. 284-285
17. CSANKY, L., PERKOWSKI, M.A., and SCHÄFER, I.: 'Canonical restricted mixed-polarity exclusive-OR sums of products and the efficient algorithm for their minimisation', IEE Proc. Comput. Digit. Techn., 1993, 140, (1), pp. 69-77
18. PERKOWSKI, M.A., CSANKY, L., SARABI, A., and SCHÄFER, I.: 'Fast minimization of mixed-polarity AND-XOR canonical networks'. Proceedings of international conference on Computer design, 1992, pp. 33-36
19. DEBNATH, D., and SASAO, T.: 'GRMIN: A heuristic simplification algorithm for generalized Reed-Muller expressions'. Proceedings of Asia and South Pacific conference on Design automation, 1995, pp. 341-347,
20. also in Proceedings of IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design, 1995, pp. 257-264
21. HONG, S.J., CAIN, R.G., and OSTAPKO, D.L.: 'MINI: A heuristic approach for logic minimization', IBM J. Res. Develop., 1974, 18, (5), pp. 443-458
22. SASAO, T.: 'Input variable assignment and output phase optimization of PLA's', IEEE Trans., 1984, C-33, (10), pp. 879-894
23. SASAO, T.: 'Representations of logic functions using EXOR operators', in SASAO, T., and FUJITA, M., (Eds.): 'Representations of discrete functions' (Kluwer, 1996)
24. TSAI, C., and MAREK-SADOWSKA, M.: 'Generalized Reed-Muller forms as a tool to detect symmetries', IEEE Trans., 1996, C-45, (1), pp. 33-40
25. BRAND, D., and SASAO, T.: 'Minimization of AND-EXOR expressions using rewrite rules', IEEE Trans., 1993, C-42, (5), pp. 568-576
26. LIU, C.L.: 'Introduction to combinatorial mathematics' (McGraw-Hill International, 1968)