Using the Alfa-1 Simulated Processor for Educational Purposes

ACM Journal on Educational Resources in Computing

Volumn 1, Issue 4, 2001, Pages 111-151

  Wainer, Gabriel A ^a   Daicz, Sergio ^b   De Simoni, Luis F ^b   Wassermann, Demian ^b  

^a CARLETON UNIVERSITY   (Canada)

^b UNIVERSIDAD DE BUENOS AIRES   (Argentina)

Author keywords

Design; DEVS formalism; modeling computer architectures; systems specification methodology

Indexed keywords

EID: 9944266146     PISSN: 15314278     EISSN: 15314278     Source Type: Journal    
DOI: 10.1145/514144.514743     Document Type: Article

References (43)

1. Anderson, K., Buttron, J., Clarke, P., and Enwald, M. 1999. WOOKIE: A 68HC11 Emulator Dr. Dobbs J. 24, 3, 50-55.
2. Babaoglu, O., Bussan, M., Drummond, R., and Schneider, F. 1983. Documentation for the CHIP computer system. Tech. Rep. TR83-584, Computer Sciences Dept., Cornell Univ., Ithaca, NY.
3. Bedichek, R. 1995. Talisman: Fast and accurate multicomputer simulation. In Proceedings of the SIGMET- RICs’95 Conference (Ottawa, Ont., Canada).
4. Beizer, B. 1990. Software Testing Techniques, 2nd ed. Van Nostrand Reinhold, New York, NY.
5. Bevilacqua, R., Gomez, L., and Gomez, S. 2000. The PROVIR virtual processor. M. Sc. Thesis, Dep. de Computación, Facultad de Ciencias Exactas y Naturales, Univ. de Buenos Aires (in Spanish).
6. Brewer, E.A., Dellarocas, C.N., Colbrook, A. and Weihl, W.E. 1991. PROTEUS: A high-performance parallel-architecture simulator. Tech. Rep. TR-516, MIT/LCS, Laboratory for Computer Science, MIT, Cambridge, MA.
7. Burger, D., and Austin, T. 1997. The SimpleScalar tool set. Version 2.0. Comput. Architecture News 25, 3, 13-25.
8. Burns, M., George, A., and Wallace, B. 2000. Modeling and simulative performance analysis of SMP and clustered computer architectures. Simulation 74, 2, 84-96.
9. Campenhout, J., Verplaetse, P., and Neefs, H. 1998. ESCAPE: Environment for the simulation of computer architectures for the purpose of education. In Proceedings of the Workshop on Computer Architecture Education (Las Vegas, NV).
10. Coe, P., Williams, L., and Ibbett, R. 1996. An interactive environment for the teaching of computer architecture. In Proceedings of the Annual Joint Conference Integrating Technology into Computer Science Education (Barcelona).
11. Daicz, S., Troccoli, A., Zlotnik, S., and Wainer, G. 1998. Architectural definition of the ALFA-1 simulated processor. Internal report. Computer Science Dept., Univ. de Buenos Aires. http://www.sce.carleton.ca/faculty/wainer/alfa-1.html.
12. Deitz, H., and Adams, G. 1994. CASLE (Compiler/Architecture Simulation for Learning and Experimenting). Online report. http://purcell.ecn.purdue.edu/~casle/Index.html.
13. De Simoni, L., Enrique, S., Glinsky, E., Petronio, F., Wassermann, D., and Wainer, G. 1998. Definition of components for the ALFA-1 simulated processor. Internal report. Computer Science Dept., Univ. de Buenos Aires (in Spanish). http://www.sce.carleton.ca/faculty/wainer/alfa-1.html
14. Edmonson, J., and Reilly, M. 1998. Performance simulation of an ALPHA microprocessor. IEEE Computer 31, 5, 50-58.
15. El Hajj, A., Kabalan, K., Mneimneh, M., and Karablieh, F. 2000. Microprocessor simulation and program assembling using spreadsheets. Simulation 75, 2, 82-90.
16. Ghosh, S. 2000. Hardware Description Languages: Concepts and Principles. IEEE Press.
17. Hein, A., and Dal Cin, M. 1998. Performance and dependability evaluation of scalable massively parallel computer systems with conjoint simulation. ACM Trans Model. Comput. Simul. 8, 4, 333-373.
18. nded. Morgan Kaufmann, San Francisco, CA.
19. Heuring, V., and Jordan, H. 1997. Computer Systems Design and Architecture. Addison-Wesley, Reading, MA.
20. nded., E. Miller and W. E. Howden, eds., IEEE Computer Society Press, New York, NY.
21. Ikodinovic, I., Magdic, D., Milenkovic, A., and Milutinovic, V. 1999. Limes: A multiprocessor simulation environment for PC platforms. In Proceedings of the Third International Conference on Parallel Processing and Applied Mathematics (PPAM, Kazimierz Dolny, Poland).
22. Isacovich, F., Mislej, E., Winternitz, F., and Wainer, G. 1999. An emulator of the Atari processor Internal Report, Computer Sciences Dept., Univ. de Buenos Aires (in Spanish).
23. Mitschele-Thiel, A. 2000. Systems Engineering with SDL. Wiley, New York, NY.
24. Morsiani, M., and Davoli, R. 1999. The MPS computer system simulator. Tech. Rep. UBLCS-99-8, Univ. de Bologna.
25. Nguyen, A.-T., Michael, M., Sharma, A., and Torrellas, J. 1996. The Augmint multiprocessor simulation toolkit for Intel x86 architecture computer design. In Proceedings of the IEEE International Conference on VLSI in Computers and Processors (San Antonio, TX), 486-490.
26. Pastor, E. and Sanchez, F. 1997 The rudimentary computer: A pedagogic processor. In Proceedings of III Jornadas de Ensenyanza Universitaria sobre Informatica (JENUI’97, Madrid). (In Spanish).
27. nded. University of California, Berkeley.
28. Pearce, T. 2000. Notes on p86 Assembly language and assembling. 2000. Internal report, Dept. of Systems and Computer Engineering. Carleton Univ. http://www.sce.carleton.ca/courses/94201/.
29. Rodriguez, D. and Wainer, G. 1999. New extensions to the CD++ tool. In Proceedings of the SCS Summer Computer Simulation Conference (Chicago, IL), 1-6.
30. Rosenblum, M., Bugnion, E., Devine, S., and Herrod, S. 1997. Using the SimOS machine simulator to study complex computer systems. ACM Trans. Model. Comput. Simul. 7, 1, 78-103.
31. Shanmugan, K., Frost, V., La Rue, W. 1992. A block-oriented network simulator (BONeS). Simulation 58, 2.
32. thAnnual Simulation Symposium (Atlanta, GA. April), 157-166.
33. Skrien, D. 1994. CPU Sim: A computer simulator for use in an introductory computer organization class. J. Comput. Higher Education 6, 1, 3-13.
34. thed. Macmillan, New York, NY.
35. Sun Microsystems. 2001. SPARC Assembly Language Reference Manual. http://docs.sun.com/.
36. thed. Prentice Hall, Englewood Cliffs, NJ.
37. Thomas, D., and Moorby, P. 1991. The Verilog Hardware Description Language. Kluwer Academic, Boston, MA.
38. Wainer, G. 2001. Experiences with DEVS modelling and simulation. IASTED J. Model. Simul. (March).
39. Wainer, G., Christen, G., and Dobniewski, A. 2001. Defining DEVS models with the CD++ toolkit. In Proceedings of the European Simulation Symposium (Marseilles).
40. Wainer, G., Daicz, S., and Troccoli, A. 2002. Experiences in modeling and simulation of computer architectures in DEVS. Trans. Soc. Comput. Simul. (To appear).
41. Wainer, G., and Troccoli, A. 2001. CD++ User Manual. http://www.sce.carleton.ca/faculty/wainer/celldevs.
42. Zeigler, B., Praehofer, H., and Kim, T. 2000. Theory of Modeling and Simulation: Integrating Discrete Event and Continuous Complex Dynamic Systems. Academic Press.
43. Zidlicky, R. 2002. QL FAQ and resources pointer. Online report. http://www.geocities.com/SiliconValley/bay/2602/ql.html.