-
1
-
-
0005060727
-
Hardware verification using higher-order logic
-
D. Borrione, editor, North-Holland
-
A. Camilleri, M. Gordon, and T. Melham. Hardware verification using higher-order logic. In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs: Proceedings of the IFIP WG 10.2 Working Conference, Grenoble, September 1986, pages 43-67. North-Holland, 1987.
-
(1987)
From HDL Descriptions to Guaranteed Correct Circuit Designs: Proceedings of the IFIP WG 10.2 Working Conference, Grenoble, September 1986
, pp. 43-67
-
-
Camilleri, A.1
Gordon, M.2
Melham, T.3
-
3
-
-
0040491149
-
A model for synchronous switching circuits and its theory of correctness
-
G. Jones and M. Sheeran, editors Springer-Verlag DCC Workshop, Oxford
-
Zhou Chaochen and C. A. R. Hoare. A model for synchronous switching circuits and its theory of correctness. In G. Jones and M. Sheeran, editors, Designing Correct Circuits, pages 196-211. Springer-Verlag, 1991. DCC Workshop, Oxford 1990.
-
(1990)
Designing Correct Circuits
, pp. 196-211
-
-
Zhou, C.1
Hoare, C.A.R.2
-
5
-
-
0037816761
-
Observable sharing for functional circuit description
-
ACM SIGPLAN
-
Koen Claessen and David Sands. Observable sharing for functional circuit description. In Asian Computing Science Conference. ACM SIGPLAN, 1999.
-
(1999)
Asian Computing Science Conference
-
-
Claessen, K.1
Sands, D.2
-
9
-
-
84966606038
-
-
Web page
-
John Launchbury et. al. Hawk. Web page, 1998-. www.cse.ogi.edu/PacSoft/Projects/Hawk/.
-
(1998)
Hawk
-
-
Launchbury, J.1
-
15
-
-
84966482831
-
Designing arithmetic circuits by refinement in Ruby
-
Proc. Second Int. Conf. on Mathematics of Program Construction Springer
-
G. Jones and M. Sheeran. Designing arithmetic circuits by refinement in Ruby. In Proc. Second Int. Conf. on Mathematics of Program Construction, LNCS. Springer, 1992.
-
(1992)
LNCS
-
-
Jones, G.1
Sheeran, M.2
-
16
-
-
0001933470
-
Circuit design in Ruby
-
J. Staunstrup, editor, Formal Methods in VLSI Design, chapter 1, North-Holland, IFIP WG 10.5
-
Geraint Jones and Mary Sheeran. Circuit design in Ruby. In J. Staunstrup, editor, Formal Methods in VLSI Design, chapter 1, pages 13-70. North-Holland, 1990. IFIP WG 10.5 Lecture Notes.
-
(1990)
Lecture Notes
, pp. 13-70
-
-
Jones, G.1
Sheeran, M.2
-
17
-
-
0035394259
-
Practical formal verification in microprocessor design
-
July/August
-
R. B. Jones, J. W. O'Leary, C.-J. H. Seger, M. D. Aagaard, and T. F. Melham. Practical formal verification in microprocessor design. IEEE Design and Test of Computers, 18(4):16-25, July/August 2001.
-
(2001)
IEEE Design and Test of Computers
, vol.18
, Issue.4
, pp. 16-25
-
-
Jones, R.B.1
O'Leary, J.W.2
Seger, C.-J.H.3
Aagaard, M.D.4
Melham, T.F.5
-
19
-
-
0005667380
-
Higher Order Logic and Hardware Verification
-
Cambridge University Press
-
T. Melham. Higher Order Logic and Hardware Verification, volume 31 of Cambridge Tracts in Theoretical Computer Science. Cambridge University Press, 1993.
-
(1993)
Cambridge Tracts in Theoretical Computer Science
, vol.31
-
-
Melham, T.1
-
21
-
-
0040006597
-
Hydra: Hardware description in a functional language using recursion equations and high order combining forms
-
G. J. Milne, editor Amsterdam North-Holland
-
John O'Donnell. Hydra: hardware description in a functional language using recursion equations and high order combining forms. In G. J. Milne, editor, The Fusion of Hardware Design and Verification, pages 309-328, Amsterdam, 1988. North-Holland.
-
(1988)
The Fusion of Hardware Design and Verification
, pp. 309-328
-
-
O'Donnell, J.1
-
22
-
-
0005325210
-
Generating netlists from executable circuit specifications in a pure functional language
-
Workshops in Computing, Springer-Verlag
-
John O'Donnell. Generating netlists from executable circuit specifications in a pure functional language. In Functional Programming, Glasgow 1992,Workshops in Computing, pages 178-194. Springer-Verlag, 1992.
-
(1992)
Functional Programming, Glasgow 1992
, pp. 178-194
-
-
O'Donnell, J.1
-
23
-
-
84949525557
-
From transistors to computer architecture: Teaching functional circuit specification in Hydra
-
FPLE'95: Symposium on Functional Programming Languages in Education Springer-Verlag
-
John O'Donnell. From transistors to computer architecture: Teaching functional circuit specification in Hydra. In FPLE'95: Symposium on Functional Programming Languages in Education, volume 1022 of LNCS, pages 195-214. Springer-Verlag, 1995.
-
(1995)
LNCS
, vol.1022
, pp. 195-214
-
-
O'Donnell, J.1
-
25
-
-
0005142885
-
-
McGraw-Hill Inc.
-
Douglas Perry. VHDL. McGraw-Hill Inc., 1991.
-
(1991)
VHDL
-
-
Perry, D.1
-
26
-
-
84935633659
-
Using the declarative language LUSTRE for circuit verification
-
G. Jones and M. Sheeran, editors Springer-Verlag DCC Workshop, Oxford
-
Ghislaine Thuau and Daniel Pilaud. Using the declarative language LUSTRE for circuit verification. In G. Jones and M. Sheeran, editors, Designing Correct Circuits, pages 313-331. Springer-Verlag, 1991. DCC Workshop, Oxford 1990.
-
(1990)
Designing Correct Circuits
, pp. 313-331
-
-
Thuau, G.1
Pilaud, D.2
-
27
-
-
0032369968
-
Algorithm + strategy = parallelism
-
January
-
P. W. Trinder, K. Hammond, H. W. Loidl, and S. L. Peyton Jones. Algorithm + strategy = parallelism. Journal of Functional Programming, 8(1):23-60, January 1998.
-
(1998)
Journal of Functional Programming
, vol.8
, Issue.1
, pp. 23-60
-
-
Trinder, P.W.1
Hammond, K.2
Loidl, H.W.3
Peyton Jones, S.L.4
|