Performance analysis of multiprocessor DSPs

IEEE Signal Processing Magazine

Volumn 22, Issue 3, 2005, Pages 38-46

  Thiele, Lothar ^a   Wandeler, Ernesto ^a   Chakraborty, Samarjit ^b  

^a ETH ZURICH   (Switzerland)

^b NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COMPUTER SYSTEMS; MATHEMATICAL MODELS; NUMERICAL ANALYSIS; SYSTEMS ANALYSIS;

COMPONENT BASED ANALYSIS; DIGITAL SIGNAL PROCESSING SYSTEMS; PERFORMANCE ANALYSIS;

DIGITAL SIGNAL PROCESSING;

EID: 85032750964     PISSN: 10535888     EISSN: None     Source Type: Journal    
DOI: 10.1109/MSP.2005.1425896     Document Type: Article

References (21)

1. D.D. Gajski, F. Vahid, S. Narayan, and J. Gong, Specification and Design of Embedded Systems. Englewood Cliffs, NJ: Prentice Hall, 1994.
2. The Cadenee virtual component co-design (VCC) Online, Available: http://www.cadence.com/products/vcc.html.
3. K. Lahiri, A. Raghunathan, and S. Dey, "Evaluation of the traffic performance characteristics of system-on-chip architectures," in Proc. Int. Conf. VLSI Design, Jan. 2001, pp. 29-35.
4. A. Agarwal, "Performance tradeoffs in multithreaded processors," IEEE Trans. Parallel Distrib. Syst., vol. 3, no. 5, pp. 525-539, Sept. 1992.
5. M. Franklin and T. Wolf, "A network processor performance and design model with benchmark parameterization?" in Network Processor Design: Issues and Practices, vol. 1, P. Crowley, M. Franklin, H. Hadimioglu, and P. Onufryk Eds. San Mateo, CA: Morgan Kaufmann, 2003, ch. 6, pp. 117-140.
6. E.A. Lee and T.M. Parks, "Dataflow process networks," Proc. IEEE, vol. 83, no. 5, pp. 773-799, 1995.
7. S. Sriram and S.S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization. New York: Marcel Dekker, 2000.
8. T. Pop, P. Eles, and Z. Peng, "Holistic scheduling and analysis of mixed time/event triggered distributed embedded systems," in Proc. 10th ACM Int. Symp. Hardware/Software Codesign, 2002, pp. 187-192.
9. D. Ziegenbein, K. Richter, R. Ernst, L. Thiele, and J. Teich, "SPI - A system model for heterogeneously specified embedded systems," IEEE Trans. VLSI Syst., vol. 10, no. 4, pp. 379-389, 2002.
10. K. Richter, M. Jersak, and R. Ernst, "A formal approach to MpSoC performance verification," IEEE Computer, vol. 36, no. 4, pp. 60-67, Apr. 2003.
11. L. Thiele, S. Chakraborty, M. Gries, A. Maxiaguine, and J. Greutert, "Embedded software in network processors - Models and algorithms," in Proc. 1st Workshop Embedded Software (EMSOFT) (Lecture Notes in Computer Science 2211). Lake Tahoe, CA: Springer-Verlag, 2001, pp. 416-434.
12. L. Thiele, S. Chakraborty, M. Gries, and S. Kunzli, "A framework for evaluating design tradeoffs in packet processing architectures," in Proc. 39th Design Automation Conference (DAC). New Orleans, LA, June 2002, pp. 880-885.
13. J.-Y.L. Boudec and P. Thiran, Network Calculus - A Theory of Deterministic Queuing Systems for the Internet (Lecture Notes in Computer Science 2050). New York: Springer-Verlag, 2001.
14. C. Lindemann, Performance Modelling with Deterministic and Stochastic Petri Nets. New York: Wiley, 1998.
15. P. Fortier and H. Michel, Computer System Performance Evaluation and Prediction. Bedford, MA: Digital Press, Aug, 2003.
16. E.A. Lee, "Overview of the ptolemy project," Univ. California, Berkeley, CA, Tech. Rep. UCB/ERL M01/11, 2001.
17. S. Chakraborty, S. Künzli, and L. Thiele, "A general framework for analysing system properties in platform-based embedded system designs," in Proc. 6th Design, Automation and Test in Europe (DATE), Munich, Germany, Mar. 2003, pp. 10,190-10,195.
18. S. Chakraborty, S. Künzli, L. Thiele, A. Herkersdorf, and P. Sagmeister, "Performance evaluation of network processor architectures: Combining simulation with analytical estimation," Comput. Netw., vol. 41, no. 5, pp. 641-665, Apr. 2003.
19. E. Wandeler, A. Maxiaguine, and L. Thiele, "Quantitative characterization of event streams in analysis of hard real-time applications," in Proc. 10th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), May 2004, pp. 450-459.
20. I. Shin and I. Lee, "Periodic resource model for Compositional real-time guarantees," in Proc. 24th IEEE Real-Time Systems Symposium (RTSS), Dec. 2003, pp. 2-13.
21. E. Wandeler and L. Thiele, "Abstracting functionality for modular performance analysis of hard real-time systems," in Asia South Pacific Design Automation Conf. (ASP-DAC), Jan. 2005, pp. 697-702.