AES power attack based on induced cache miss and countermeasure

International Conference on Information Technology: Coding and Computing, ITCC

Volumn 1, Issue , 2005, Pages 586-591

  Bertoni, Guido ^a   Zaccaria, Vittorio ^a   Breveglieri, Luca ^b   Monchiero, Matteo ^b   Palermo, Gianluca ^b  

^a STMICROELECTRONICS   (Italy)

^b POLITECNICO DI MILANO   (Italy)

Author keywords

AES; Block Cipher; Cache; Cache Miss; Power Analysis

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE; CRYPTOGRAPHY;

AES POWER ATTACK; BLOCK CIPHER; CACHE; CACHE MISS; POWER ANALYSIS;

COMPUTER CRIME;

EID: 24744459871     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/itcc.2005.62     Document Type: Conference Paper

References (7)

1. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The simplescalar tool set. Technical Report CS-TR-1996-1308, 1996.
2. D. W. J. Kelsey, B. Schneier and C. Hall. Side channel cryptanalysis of product ciphers. In In 5th European Symposium on Research in Computer Security, page 97110, 1998.
3. N. S. Kim, T. Austin, T. Mudge, and D. Grunwald. Challenges for architectural level power modeling. In R. Melhem and R.Graybill, editors, Power-Aware Computing. 2001.
4. D. Page. Theoretical use of cache memory as a cryptanalytic side-channel. Technical Report CSTR-02-003, Department of Computer Science, University of Bristol, June 2002.
5. D. A. Patterson and J. L. Hennessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 3rd edition, 2003.
6. U.S. Department of Commerce/National Institute of Standard and Technology. FIPS PUB 197, Specification for the Advanced Encryption Standard (AES), November 2001. Available at http://csrc.nist.gov/encryption/aes.
7. T. S. M. S. Y. Tsunoo, T. Saito and H. Miyauchil. Crypt-analysis of DES Implemented on Computers with Cache. In Workshop on Cryptographic Hardware and Embedded Systems, page 6269, 2003.