A New Efficient EDA Tool Design Methodology

ACM Transactions on Embedded Computing Systems

Volumn 5, Issue 2, 2006, Pages 408-430

  Lapalme, James ^a   Aboulhamid, El Mostapha ^a   Nicolescu, Gabriela ^b  

^a UNIVERSITÉ DE MONTRÉAL   (Canada)

^b ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

.Net Framework; Algorithms; attribute programming; C ; CoDesign; Design; Documentation; embedded systems; ESys.Net; Experimentation; Languages; modeling and simulation; Performance; Reliability; SoC; Standardization; SystemC; Verification; VHDL

Indexed keywords

EID: 85016670587     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1151074.1151082     Document Type: Article

References (18)

1. Bailey, S. 2003. “Comparison of VHDL, Verilog and SystemVerilog,” Model Technology, Digital Simulation White Paper
2. Dalpasso, M., Benini, L. and Bogliolo, A. 2002. Virtual simulation of distributed IP-based designs. Design and Test of Computers, IEEE, 19, 92-104
3. Doucet, F., Shukla, S. and Gupta, R., 10382. 2003. Introspection in system-level language frameworks: meta-level vs. integrated. In Proceedings of the Conference on Design, Automation and Test in Europe, March 03 - 07, IEEE Computer Society, Washington, DC
4. Doulos 2003. SystemC in Europe-current usage and future requirements. Available from:
5. Goering, R. 2003. Researchers tap Net, C# for system-level design. Available from:
6. Gorse, N., Metzger, M., Lapalme, J., Aboulhamid, E. M., Savaria, Y. and Nicolescu, G. 2004. Enhancing ESys.Net with a semi-formal verification layer. In Proceedings of the 16th IEEE Intl Conference on Microelectronics (ICM'04), Tunis, Tunisia, Dec. 2004. 388-391
7. Itrs 2005. International Technology Roadmap for Semiconductors, Edition2003. Available from
8. Jerraya, A. and Ernst, R. 1999. Multi-language system design. In Proceedings of the Conference on Design, Automation and Test in Europe DATE ‘99, Munich, Germany, ACM Press, New York, NY, 134
9. Keating, M. and Bricaud, P. 1999. Reuse Methodology Manual, Kluwer Academic Publi., Boston, MA
10. Kilgore, R. A. 2002. Open source initiatives for simulation software: multi-language, open-source modeling using the microsoft.NET architecture. In Proceedings of the 34th Conference on Winter Simulation: Exploring New Frontiers, San Diego, CA, December 08-11, 2002. 629-633
11. Lapalme, J., Aboulhamid, E. M., Nicolescu, G., Charest, L., David, J.-P., Boyer, F. and Bois, G. 2004. ESys.NET: A new solution for embedded systems modeling and simulation. In Proceedings of the ACM SIGPLAN/SIGBED 2004 Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'04), Washington, DC, June 11-13, 2004. 107-114
12. Lapalme, J., Aboulhamid, E. M. and Nicolescu, G. 2005. Leveraging model representations for system level design tools. In Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping (RSP'05), Montreal, Canada, June 2005. 33-39
13. Newkirk, J. and Vorontsov, A. A. 2002. How.NET's custom attributes affect design. IEEE Software, 19, 18-20
14. Nicolescu, G., Yoo, S., Bouchhima, A. and Jerraya, A. A. 2002. Validation in a component-based design flow for multicore SoCs. In Proceedings of the 15th international Symposium on System Synthesis ISSS ‘02, Kyoto, Japan, October 02-04, ACM Press, New York, NY. 162-167
15. Rich, D.I. 2003. The Evolution of SystemVerilog. IEEE Design and Test of Computers, 20.82-84
16. Shankar, A. 2003. Implementing Coroutines for.Net by Wrapping the Unmanaged Fiber API. Available from:
17. Sutherland, S. 2002. The Verilog PLI Handbook, Kluwer, Acad. Publ., Boston, MA
18. Yoo, S., Bacivarov, I., Bouchhima, A., Paviot, Y. and Jerraya, A. A. 2003. Building fast and accurate SW simulation models based on hardware abstraction layer and simulation environment abstraction layer. In Proceedings of the Conference on Design, Automation and Test in Europe, March 03-07, 2003, IEEE Computer Society, Washington, DC