Analyzing Data Reuse for Cache Reconfiguration

ACM Transactions on Embedded Computing Systems

Volumn 4, Issue 4, 2005, Pages 851-876

  Hu, J ^a   Kandemir, M ^b   Vijaykrishnan, N ^b   Irwin, M J ^b  

^a NEW JERSEY INSTITUTE OF TECHNOLOGY   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

Algorithms; cache locality; cache polymorphism; compilers; data reuse; Design; Embedded software; energy consumption; Measurement; Performance

Indexed keywords

EID: 85013366564     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1113830.1113836     Document Type: Article

References (24)

1. Ahmed, N., Mateev, N., Pingali, K., 2000. Synthesizing transformations for locality enhancement of imperfectly-nested loop nests. In Proceedings of the 2000 International Conference on Supercomputing, Santa Fe, New Mexico. 141-152.
2. Albonesi, D. H., 1999. Selective cache ways: On-demand cache resource allocation. In Proc. of the 32nd Annual International Conference on Microarchitecture.
3. Bacon, D. F., Graham, S. L., Sharp, O. J., 1994. Compiler transformations for high-performance computing.ACM Computing Surveys 26, 4, 345-420.
4. Burger, D., Kagi, A., Hrishikesh, M. S., 2000. Memory hierarchy extensions to simplescalar 3.0. Tech. Rep. TR99-25, Department of Computer Sciences, The University of Texas at Austin, Austin, TX.
5. Chame, J., 1997. Compiler analysis of cache interference and its applications to compiler optimizations. Ph.D. thesis, Dept. of Computer Engineering, University of Southern California, Los Angeles, CA.
6. Cmelik, B., Keppel, D., 1994. Shade: a fast instruction-set simulator for execution profiling. In Proc. of the 1994 ACM SIGMETRICES Conf. on the Measurement and Modeling of Computer Systems. 128-137.
7. Gannon, D., Jalby, W., Gallivan, K., 1988. Strategies for cache and local memory management by global program transformation.Journal of Parallel and Distributed Computing 5, 5 (Oct.), 587-616.
8. Ghosh, S., Martonosi, M., Malik, S., 1997. Cache miss equations: An analytical representation of cache misses. In Proc. of the 11th International Conference on Supercomputing (ICS-97).
9. Ghosh, S., Martonosi, M., Malik, S., 1998. Precise miss analysis for program transformations with caches of arbitrary associativity. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA. 228-239.
10. Givargis, T., Henkel, J., Vahid, F., 1999. Interface and cache power exploration for core-based embedded systems. In Proceedings of International Conference on Computer Aided Design (ICCAD). 270-273.
11. Grunwald, D., Zorn, B. G., Henderson, R., 1993. Improving the cache locality of memory allocation. In Proceedings oftheACMSIGPLAN'93 Conference on Programming Language Design and Implementation (PLDI), Albuquerque, New Mexico. 177-186.
12. Kadayif, I., Kandemir, M., Vijaykrishnan, N., Irwin, M. J., Ramanujam, J., 2001. Morphable cache architectures: potential benefits. In ACM Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES'01).
13. Manjikian, N., Abdelrahman, T. S., 1995. Fusion of loops for parallelism and locality. In Proceedings of the 24th International Conference on Parallel Processing (ICPP'95). Oconomowoc, Wisconsin. II:19-28.
14. Mckinley, K. S., Carr, S., Tseng, C.-W., 1996. Improving data locality with loop transformations.ACM Transactions on Programming Lanaguages and Systems 18, 4 (July), 424-453.
15. Ranganathan, P., Adve, S., Jouppi, N. P., 2000. Reconfigurable caches and their application to media processing. In Proc. of the 27th Annual International Symposium on Computer Architecture. 214-224.
16. Reinman, G., Jouppi, N., 1999. An integrated cache timing and power model. Cacti 2.0 technical report, COMPAQ Western Research Lab.
17. Rivera, G., Tseng, C.-W., 1998. Eliminating conflict misses for high performance architectures. In Proceedings of the 1998 International Conference on Supercomputing, Melbourne, Australia. 353-360.
18. Simunic, T., Micheli, G. D., Benini, L., 1999. Energy-efficient design of battery-powered embedded systems. In Proceedings of International Symposium on Low Power Electronics and Design. 212-217.
19. Song,Y. and Li, Z. 1999. New tiling techniques to improve cache temporal locality. In Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation, Atlanta, GA.
20. STANFORD COMPILER GROUP. 1994.The SUIF Library, version 1.0 edition. Stanford Compiler Group.
21. Temam, O., Fricker, C., Jalby, W., 1994. Cache interference phenomena. In Proc. of ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems.
22. Tiwari, V., Malik, S., Wolfe, A., Lee, M., 1996. Instruction level power analysis and optimization of software.Journal of VLSI Signal Processing 13, 2, 1-18.
23. Wolf, M., Lam, M., 1991. A data locality optimizing algorithm. In Proc. of SIGPLAN'91 conf. Programming Language Design and Implementation. 30-44.
24. Yi, Q., Adve, V., Kennedy, K., 2000. Transforming loops to recursion for multi-level memory hierarchies. In Proceedings of the SIGPLAN '00 Conference on Programming Language Design and Implementation, Vancouver, Canada.