The PHOTOBUS smart pixel interconnection system for symmetric multiprocessing using workstation clusters

Proceedings - 6th International Conference on Parallel Interconnects, PI 1999

Volumn , Issue , 1999, Pages 106-113

  Lukowicz, Paul ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; EFFICIENCY; MEMORY ARCHITECTURE; PIXELS;

INTERCONNECTION SYSTEMS; MULTIPROCESSOR WORKSTATIONS; PROGRAMMING MODELS; SHARED MEMORY; SMART PIXELS; SYMMETRIC MULTI PROCESSING; SYMMETRIC MULTI-PROCESSORS; WORKSTATION CLUSTERS;

MULTIPROCESSING SYSTEMS;

EID: 85010122104     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PI.1999.806401     Document Type: Conference Paper

References (13)

1. M. H. Davis, Jr. and U. Ramachandran. Optical bus pro-tocol for a distributed shared memory multiprocessor. In Proc. of the SPIE|The Int'l Society for Optical Engineer-ing, pages 176-187, July 1991.
2. David B. Gustavson. The Scalable Coherent Interface and related standards projects. IEEE Micro, 12(1):10-22, February 1992.
3. R. Katz, S. Eggers, D. A. Wood, C. Perkins, and R. G. Sheldon. Implementing a cache consistency protocol. Pro-ceedings of the 12th International Symposium on Com-puter Architecture, pages 276-283, June 1985.
4. A. V. Krishnamoorthy and K. W. Goossen. Optoelectronic-vlsi: Photonics integrated with elec-tronic circuits (review paper). IEEE J. Special Topics in Quant. Electr., November 1998.
5. D. E. Lenoski and W.D. Weber. Scalable Shared Memory Multiprocessing. Morgan Kaufmann Publishers, 1995.
6. Kai Li. IVY: A shared virtual memory system for parallel computing. Proceedings of the 1988 International Confer-ence on Parallel Processing, 2:94-101, August 1988.
7. P. Lukowicz, S. Sinzinger, K. Dunkel, and H.-D. Bauer. Design of an opto-electronic VLSI/parallel fiber bus. Jour-nal of the European Optical Society, Part-A: Pure and Ap-plied Optics, pages 367-370, May 1999.
8. S. Shibayama, K. Hamaguchi, T. Fukui, Y. Sudo, T. Shi-moyama, and S. Nakamura. An optical bus computer clus-ter with a deferred cache coherence protocol. In Proceed-ings of the 1996 International Conference on Parallel and Distributed Systems, pages 175-182, Washington, June3-6 1996. IEEE Computer Society Press.
9. Ted H. Szymanski. Parallel computing with \intelligent optical networks". In Keqin Li, Yi Pan, and Si Qing Zheng, editors, Parallel Computing Using Optical Inter-connections, pages 26-44. Kluwer Academic Publishers, 1998.
10. Mongkol Raksapatcharawong Timothy M. Pinkston and Yungho Choi. Warrp core: Optoelectronic implementation of network router deadlock handling mechanisms. Applied Optics, 37(2):276-283, January 1998.
11. M. Tomasevic and V. Milutinovic. A simulation study of snoopy cache coherence protocols. In Proceedings of the Hawaii International Conference on System Sciences, Koloa, Hawaii, pages 426-436, January 1992.
12. F. Tooley. Optical interconnects do not require improved optoelectronic devices. In Proc. Optics in Computing OC'99 Brugge, June 1998.
13. S. C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta. The SPLASH-2 programms: Characterization and methodological considerations. In Proceedings of the 22rd Annual International Symposium on Computer Ar-chitecture, pages 24-36. ACM SIGARCH and IEEE Com-puter Society, June 1995.