Single-Phase Multilevel PWM Inverter Topologies Using Coupled Inductors

IEEE Transactions on Power Electronics

Volumn 24, Issue 5, 2009, Pages 1259-1266

  Salmon, John ^a   Knight, Andrew M ^a   Ewanchuk, Jeffrey ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

Author keywords

Coupled inductors; interleaved pulsewidth modulation (PWM); multilevel inverters; PWM rectifiers; single phase rectifiers

Indexed keywords

EID: 85008042586     PISSN: 08858993     EISSN: 19410107     Source Type: Journal    
DOI: 10.1109/TPEL.2008.2012110     Document Type: Article

References (24)

1. K. Matsui, Y. Kawata, and F. Ueda, “Application of parallel connected NPC-PWM inverters with multilevel modulation for AC motor drive,” IEEE Trans. Power Electron., vol. 15, no. 5, pp. 901–907, Sep. 2000.
2. S. J. Chiang, C. Y. Yen, and K. T. Chang, “A multimodule paralleable series-connected PWM voltage regulator,” IEEE Trans. Ind. Electron., vol. 48, no. 3, pp. 506–516, Jun. 2001.
3. K. Matsui, Y. Murai, M. Watenabe, M. Kaneko, and F. Ueda, “A pulsewidth-modulation inverter with parallel connected transistors using current-sharing reactors,” IEEE Trans. Power Electron., vol. 8, no. 2, pp. 186–191, Apr. 1993.
4. F. Ueda, K. Matsui, M. Asao, and K. Tsuboi, “Parallel-connections of pulsewidth modulated inverters using current sharing reactors,” IEEE Trans. Power Electron., vol. 6, no. 6, pp. 673–697, Nov. 1995.
5. L. Xiaosi and R. Xionghi, “Research on generating and restraining of circulating current between parallel inverters,” Power Electron., vol. 33, no. 3, pp. 16–18, 1999.
6. T. P. Chen, “Circulating zero-sequence current control of parallel three- phase inverters,” Inst. Electr. Eng. Proc. Electr. Power Appl., vol. 153, no. 2, pp. 282–288, Mar. 2006.
7. Z. Ye, D. Boroyevich, J. Choi, and F. C. Lee, “Control of circulating current in two parallel three-phase boost rectifier,” IEEE Trans. Power Electron., vol. 17, no. 5, pp. 609–615, Sep. 2002.
8. J. Thunes, R. Kerkman, D. Schlegel, and T. Rowan, “Current regulator instabilities on parallel voltage-source inverters,” IEEE Trans. Ind. Appl., vol. 35, no. 1, pp. 70–77, Jan./Feb. 1999.
9. G. M. K. Gopakumar, P. N. Tekwani, and E. Levi, “A reduced-switch- count five-level inverter with common-mode voltage elimination for an open-end winding induction motor drive,” IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2344–2351, Aug. 2007.
10. F. Forest, T. A. Meynard, E. Laboure, V. Costan, E. Sarraute, A. Cunière, and T. Martiré, “Optimization of the supply voltage system in interleaved converters using intercell transformers,” IEEE Trans. Power Electron., vol. 22, no. 3, pp. 934–942, May 2007.
11. X. Kong and A. M. Khambadkone, “Analysis and implementation of a high efficiency, interleaved current-fed full bridge converter for fuel cell system,” IEEE Trans. Power Electron., vol. 22, no. 2, pp. 543–550, Mar. 2007.
12. P. W. Lee, Y. S. Lee, D. K. W. Cheng, and X. C. Liu, “Steady-state analysis of an interleaved boost converter with coupled inductors,” IEEE Trans. Ind. Electron., vol. 47, no. 4, pp. 787–795, Aug. 2000.
13. H. B. Shin, J. G. Park, S. K. Chung, H. W. Lee, and T. A. Lipo, “Generalised steady-state analysis of multiphase interleaved boost converter with coupled inductors,” Inst. Electr. Eng. Proc. Electr. Power Appl., vol. 152, no. 3, pp. 584–594, 2005.
14. O. Garcia, P. Zumel, A. de Castro, and A. Cobos, “Automotive DC–DC bidirectional converter made with many interleaved buck stages,” IEEE Trans. Power Electron., vol. 21, no. 3, pp. 578–586, May 2006.
15. K. Yao, Y. Qiu, M. Xu, and F. C. Lee, “A novel winding-coupled buck converter for high-frequency, high-step-down DC–DC conversion,” IEEE Trans. Power Electron., vol. 20, no. 5, pp. 1017–1024, May 2005.
16. T. F. Wu, J. C. Hung, S. Y. Tseng, and Y. M. Chen, “A single-stage fast regulator with PFC based on an asymmetrical half-bridge topology,” IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 139–150, Feb. 2005.
17. M. Xu, J. Zhou, K. Yao, and F. C. Lee, “Small signal modeling of a high bandwidth voltage regulator using coupled inductors,” IEEE Trans. PowerElectron., vol. 22, no. 2, pp. 399–406, Mar. 2007.
18. K. Xing, F. C. Lee, B. Borojevic, and Z. Ye, “Interleaved PWM with discontinuous space-vector modulation,” IEEE Trans. Power Electron., vol. 14, no. 5, pp. 906–917, Sep. 1999.
19. Y. Murai, T. Watanabe, and H. Iwasaki, “Waveform distortion and correction circuit for PWM inverters with switching lag-times,” IEEE Trans. Ind. Appl., vol. IA-23, no. 5, pp. 881–886, Sep. 1987.
20. M. T. Peraca and I. Barbi, “Three-level half-bridge inverter based on the three-state switching cell,” presented at the INDUSCON, Recife, Brazil, 2006.
21. M. T. Peraca and I. Barbi, “Four level half-bridge inverter based on the Δ-Y four state switching cell,” presented at the 9th.Brazilian Power Electron. Conf. (COBEP 2007), Blumenau, Brazil.
22. S. G. Jeong, B. S. Lee, K. S. Kim, and M. H. Park, “The analysis and compensation of dead time effects in PWM inverters,” IEEE Trans. Ind. Electron., vol. 38, no. 2, pp. 108–114, Apr. 1991.
23. J. W. Choi and S. K. Sul, “Inverter output voltage synthesis using novel dead time compensation,” IEEE Trans. Power Electron., vol. 11, no. 2, pp. 221–227, Mar. 1996.
24. H. S. Kim, H. T. Moon, and M. J. Young, “Online dead time compensation method using disturbance observer,” IEEE Trans. Power Electron., vol. 18, no. 6, pp. 1336–1345, Nov. 2003.