Surveying secure processors

IEEE Potentials

Volumn 28, Issue 1, 2009, Pages 28-34

  Kannavara, Raghudeep ^a   Bourbakis, Nikolaos G ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85008013409     PISSN: 02786648     EISSN: None     Source Type: Journal    
DOI: 10.1109/MPOT.2008.930448     Document Type: Article

References (17)

1. R. Elbaz, et al., “Hardware engines for bus encryption: A survey of existing techniques,” in Proc. Design, Automation Test Europe Conf. Exhibition, 2005, pp. 40–45.
2. Dallas Semiconductor (Maxim) [Online]. Available: http://www.maximic.com/Microcontrollers.cfm
3. Tanguy Gilmont, Jean-Didier Legat, and Jean Jacques Quisquater, “Enhancing Security in the Memory Management Unit,” in 25th Euromicro Conf., September 1999, Vol. 1, p. 1449.
4. XOM project [Online]. Available: http://www-vlsi.stanford.edu/~lie/xom.htm
5. G. E. Suh et al., “AEGIS: Architecture for tamper-evident and tamper-resistant processing,” in Proc. Intl. Conf. Supercomputing, San Francisco, 2003, pp. 160–171.
6. Eduardo Wanderley Netto, et al., “A code compression method to cope with security hardware overheads, computer architecture and high performance computing, 2007,” SBAC-PAD 2007, 19th Int. Symp., 2007, pp. 185–192.
7. Weidong Shi and H.-H.S. Lee, “Authentication control point and its implications for secure processor design, in Proc. 39th Annual IEEE/ACM Int. Symp. Architecture, 2006, pp. 103–112.
8. Ron Mraz, “Secure blue: An architecture for scalable, reliable high volume SSL Internet server,” Proc. 17th Annu. Computer Security Applications Conf., 2001, pp. 391–398.
9. Jun Yang, Youtao Zhang, and Lan Gao, “Fast secure processor for inhibiting software piracy and tampering,” Proc. 36th Annu. IEEE/ACM Int. Symp. Microarchitecture, 2003, pp. 331–360.
10. G.E. Suh, et al., “Efficient memory integrity verification and encryption for secure processors,” Proc., 36th Annu. IEEE/ACM Int. Symp. Microarchitecture, 2003, pp. 339–350.
11. David Lie, et al., “Architectural support for copy and tamper resistant software,” ACM SIGOPS Operating Syst. Rev., 2000, vol. 34, no. 5, pp. 168–177.
12. F. Crowe et al., “Single-chip FPGA implementation of a cryptographic co-processor,” Proc. IEEE Int. Conf. Field-Programmable Tech., 2004 pp. 279–285.
13. Xiaoyang Zeng, Chao Chen, and Qianling Zhang, “A reconfigurable public-key cryptography coprocessor,” Proc. IEEE Asia-Pacific Conf. Advanced Syst. Integrated Circuits 2004, Aug. 2004, pp. 172–175.
14. Fan Mingyu, Wang Jinahua, and Wang Guangwei, “A design of hardware cryptographic co-processor,” IEEE Syst., Man Cybern., June 2003, pp. 234–236.
15. S. Mertoguno, “Secure processor: Deep code scrambling,” ARL-Technical Report, Dec. 2006.
16. Raghudeep Kannavara et al., “SCAN secure processor,” presented at the IEEE National Aerospace and Electronics Conference, Dayton, OH, June 2008.
17. Intel® Trusted Execution Technology [Online]. Available: http://www.intel.com/technology/security/