DAGON: Technology binding and local optimization by DAG matching

Proceedings - Design Automation Conference

Volumn Part F130197, Issue , 1988, Pages 617-623

  Keutzer, Kurt ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BINS; COMPUTER AIDED DESIGN; DIRECTED GRAPHS;

ALGORITHMIC FOUNDATIONS; DIRECTED ACYCLIC GRAPH (DAG); INDUSTRIAL QUALITY; LOCAL OPTIMIZATIONS; MATCHING PATTERNS; OPTIMAL MATCH; REAL CIRCUITS; TECHNOLOGY INDEPENDENT;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 85000913583     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/62882.62957     Document Type: Conference Paper

References (25)

1. A. Aho, J. Hopcroft, J. Ullman, Addison-Wesley Publishing Company, Third Edition pp. 186-194.
2. A. Aho, R. Sethi, J. Ullman, Addison-Wesley Publishing Company, pp. 557-584.
3. A. Aho, M. Ganapathi, "Efficient tree pattern matching: an aid to code generation" Conf. Record of the Twelfth Annual ACM Symposium on Principles of Programming Languages, January 1985, 334-340.
4. A. Aho, S. C. Johnson, "Optimal Code Generation for Expression Trees", 23, 3, 488-501 (1976).
5. A. Aho, S. C. Johnson, J. D. Ullman, "Code Generation for Expressions with Common Subexpressions", 24, 1, 146-160 (1977).
6. R. Brayton, C. McMullen, "Synthesis and Optimization of Multi-Stage Logic" Proc. of the ICCD, October 84, 23-28,
7. R. Brayton, E. Detjens, S. Krishna, T. Ma, et al., "Multiple-Level Logic Optimization System" Proc. of the ICCAD, November 1986.
8. J. Bruno, R. Sethi, "Code Generation for a One Register Machine", 23, 3, 502-510 (1976).
9. M. Chi, "An Automatic Rectilinear Partioning Procedure for Standard Cells", to appear "Proc. of the Design Automation Conference", June 87.
10. J. Darringer, W. Joyner, C. L. Berman, L. Trevillyan, "Logic Synthesis Through Local Transformations", 25, 4, 272-280 (1981).
11. J. Darringer, D. Brand, J. Gerbi, W. Joyner, L. Trevillyan, "LSS: a system for production logic synthesis", 28, 5, 537-545 (1984). 1975.
12. J. Dussault, C-C. Liaw, M. Tong, "A High Level Synthesis Tool for MOS Chip Design" Proc. of the 21st Design Automation Conference", June 1986, 308-314.
13. E. Frey, "ESIM: A functional level simulation tool" Proc. of the ICCAD", November 84, 48-53.
14. A. J. de Geus, "Logic Synthesis and Optimization Benchmarks for the 1986 Design Automation Conference, "Proc. of the 23rd Design Automation Conference", June 86, 78.
15. A. J. de Geus, W. Cohen, "A Rule Based System for Optimizing Combinational Logic" 2, 4, 22-32 (1985).
16. D. Gregory, K. Bartlett, A. De Geus, G. Hachtel, "Socrates: A System for Automatically Synthesizing and Optimizing Combinational Logic", "Proc. of the Design Automation Conference", June 86, 79-85.
17. D. D. Hill, "Sc2: A Hybrid Automatic Layout System", "Proc. of the ICCAD", November 85, 172-174.
18. C. Hoffman, M. O'Donnell, "Pattern Matching in Trees" 29, 1, 68-95 (1982).
19. S. C Johnson, "Code Generation for Silicon", "Conference Record of the Ninth Annual ACM Symposium on Principles of Programming Languages", January 1983, 14-19.
20. W. Joyner, et al, "Technology Adaptation in Logic synthesis", "Proc. of the 23rd Design Automation Conference", June 1986, 94-100.
21. M. Kahrs, "Matching a parts library in a silicon compiler", "Proc. of the ICCAD", November 1986.
22. K. Keutzer, M. Lega, M. Vancura, "A Multi-Level Synthesis Methodology", to be presented "International Workshop on Logic Synthesis", North Carolina. May 87.
23. C. Stroud, R. Munoz, D. Pierce, "CONES: A System of Automated Synthesis of VLSI and Programmable Logic from Behavioral Models", "Proc. of the ICCAD", November 1986.
24. S. Tjiang, "Twig Reference Manual", January 1986.
25. L. Trevillyan, W. Joyner, L. Berman, "Global Flow Analysis in Automatic Logic Design", C35, 1, 77-81 (1986).