SOCRATES: A system for automatically synthesizing and optimizing combinational logic

Proceedings - Design Automation Conference

Volumn , Issue , 1986, Pages 79-85

  Gregory, David ^a   Bartlett, Karen ^b   De Geus, Aart ^a   Hachtel, Gary ^b  

^a GE Calma Company ^*  (United States)

^b UNIVERSITY OF COLORADO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; BOOLEAN ALGEBRA; COMPUTER AIDED DESIGN; EXPERT SYSTEMS; LOGIC CIRCUITS; LOGIC SYNTHESIS;

BOOLEAN EQUATIONS; COMBINATIONAL LOGIC; COMBINATIONAL LOGIC CIRCUITS; DESIGN AUTOMATIONS; MINIMIZATION TECHNIQUES; RULE BASED EXPERT SYSTEMS;

COMPUTER CIRCUITS;

EID: 85027164515     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.1986.1586072     Document Type: Conference Paper

References (18)

1. A.J. de Geus, "Logic Synthesis and Optimization Benchmarks". The benchmarks are in Logic Interchange Format (LIF) and are available from the author upon receipt of a magnetic tape or floppy diskette.
2. W. Quine, "The Problem of Simplifying Truth Functions", American Math Monthly, Vol. 59, No. 8, October 1952, pp. 521-531.
3. R. Mueller, and R. Urbano, "A Topological Method for the Determination of the Minimal Forms of a Bol-lean Function", IRE Transactions on Electronics and Computers. Vol. EC-5, No. 3, September 1956, pp. 126-132.
4. E. McCluskey, "Minimization of Boolean Functions", Bell Systems Technical Report, Vol. 35, No. 5, November 1956, pp. 1417-1444.
5. S. J. Hong, R. G. Cain and D. L. Ostapko, "MINI: A Heuristic Approach for Logic Minimization", IBM Journal of Research and Development, Vol. 18, September 1974, pp. 443-458.
6. T. Sasao, "Multiple-Valued Decomposition of Generalized Boolean Functions and the Complexity of Programmable Logic Arrays", IEEE Transactions on computers, September 1981.
7. R.K. Brayton, C. McMullen, "The Decomposition and Factorization of Boolean Expressions", Proceedings of the International Symposium on Circuits and Systems, 1982, pp. 49-54.
8. R.K. Brayton, G.D. Hachtel, C.T. McMullen, A. Sangiovanni-Vincentelli, ESPRESSO-IIC: Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Netherlands, 1984.
9. K. Bartlett, G. Hachtel, "Library Specific Optimization of Multilevel Combinational Logic", Proceedings of the IEEE International Conference on Computer Design, October 1985.
10. J. Darringer, W. Joyner, L. Bermen, L. Trevillyan, "Logic Synthesis Through Local Transformations", IBM Journal of Research and Development, Vol. 25, July 1981, pp. 272-280.
11. D. Gregory, K. Bartlett, A. J. de Geus, "Automatic Generation of Combinatorial Logic from a Functional Specification", Proceedings of the IEEE International Symposium on Circuits and Systems, May 1984, pp. 986-989.
12. T. Uehara, "A Knowledge-Based Logic Design System", IEEE Design and Test of Computers, October 1985.
13. K. Enomoto, S. Nakamura, T. Ogihara, and S. Murai, "LORES-2: A Logic Reorganization System", IEEE Design and Test of Computers, October 1985.
14. W.W. Cohen, K. Bartlett, A.J. de Geus, "Impact of Metarules in a Rule Based Expert System for Gate Level Optimization", Proceedings of the IEEE International Symposium on Circuits and Systems, May 1985, pp. 873-876.
15. A.J. de Geus, W.W. Cohen, "A Rule-Based System for Optimizing Combinational Logic", IEEE Design and Test of Computers, August 1985, pp. 22-32.
16. F. Brglez, H. Fujiwara, "Benchmarks for Automatic Test Vector Generation". The benchmarks have been put together for the 1985 International Symposium on Circuits and Systems and are available from the authors upon receipt of a magnetic tape.
17. R. Lisanke, F. Brglez, D. Gregory, A.J. de Geus, "Testability-Driven Automatic Test Vector Generation", Proceedings of the International Test Conference, September 1986, pp. Submitted.
18. National Semiconductor, Logic Data Book, National Semiconductor, 1981.