MILAN: A model based integrated simulation framework for design of embedded systems

LCTES 2001 - Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems

Volumn , Issue , 2001, Pages 82-87

  Bakshi, A ^a   Prasanna, V K ^a   Ledeczi, A ^b  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b VANDERBILT UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; EMBEDDED SOFTWARE; PROGRAM COMPILERS; SYSTEMS ANALYSIS;

DESIGN AND SIMULATION; EXTENSIBLE FRAMEWORK; HIGH-LEVEL MODELING; INTEGRATED SIMULATIONS; MODEL BASED APPROACH; MODEL INTEGRATED COMPUTING; MODEL-BASED OPC; SOFTWARE ENVIRONMENTS;

EMBEDDED SYSTEMS;

EID: 84994911180     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/384197.384210     Document Type: Conference Paper

References (21)

1. Algorithms for Data Intensive Applications on Intelligent and Smart Memories (ADVISOR), Univ. of Southern California. http://advisor.usc.edu
2. A. Bakshi and V. K. Prasanna, "Abstract Resource Representations for Custom Design of System-on-Chip Architectures," submitted to IFIP VLSI-SOC 2001, Montpellier, France, December 2001
3. F. Balarin et al., "Hardware-Software Co-Design of Embedded Systems: The POLIS Approach," Kluwer Academic Publisher, Massachusetts, 1997
4. T. Bapty et al., "Model-Integrated Tools for the Design of Dynamically Reconfigurable Systems," ISIS Technical Report/Vanderbilt University, 2000
5. K. Bondalapati and V. K. Prasanna, "Mapping Loops onto Reconfigurable Architectures," International Workshop on Field Programmable Logic and Applications, Tallinn, Estonia, August 1998
6. G. Booch et al., "The Unified Modeling Language User Guide," Addison-Wesley Pub Co., 1999
7. Chameleon Systems Reconfigurable Communications Processor, http://www.chameleonsystems.com/
8. H. Chang et al., "Surviving the SOC revolution - A guide to Platform-Based Design," Kluwer Academic Publisher, Boston, November 1999
9. M. Chiodo et al., "A Formal Specification Model for Hardware/Software Codesign," Proc. of the International Workshop on Hardware-Software Codesign, October 1993
10. P. Chou et al., "IPCHINOOK: An Integrated IP-based Design Framework for Distributed Embedded Systems," Design Automation Conference, June 1999
11. Generic Modeling Environment, http://www.isis. vanderbilt.edu/projects/gme/default.html
12. T. D. Givargis et al., "Fast Cache and Bus Estimation for Parameterized System-on-a-Chip Design," Design, Automation and Test in Europe, March 2000
13. V. Mathur and V. K. Prasanna, "A Hierarchical Simulation Framework for Application Development on System-on-Chip Architectures," submitted to the 14th IEEE Intl. ASIC/SOC Conference, Washington DC, September 2001
14. Models, Algorithms and Architectures for Reconfigurable Computing (MAARC), Univ. of Southern California, http://maarc.usc.edu
15. T. Mudge, "Power: A First Class Design Constraint for Future Architectures," 7th Intl. Conference on High Performance Computing, Bangalore, India, December 2000
16. The Ptolemy Project, http://ptolemy.eecs.berkeley.edu
17. SimpleScalar Tool Set, http://www.simplescalar.org/
18. Simulink 4, http://www.mathworks.com/
19. J. Sztipanovits and G. Karsai, "Model-Integrated Computing," IEEE Computer, April 1997
20. Triscend Configurable System-on-Chip Family, http://www.triscend.com
21. D. C. Wyland, "The Universal Micro System: Hardware Performance with Software Convenience," Cradle Technologies White Paper, http://www.cradle.com/literature/tech papers.html