Enabling high-performance heterogeneous TFET/CMOS logic with novel circuits using TFET unidirectionality and low-VDD operation

Digest of Technical Papers - Symposium on VLSI Technology

Volumn 2016-September, Issue , 2016, Pages

  Morris, Daniel H ^a   Vaidyanathan, Kaushik ^a   Avci, Uygar E ^a   Liu, Huichu ^a   Karnik, Tanay ^a   Young, Ian A ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ECONOMIC AND SOCIAL EFFECTS; ENERGY EFFICIENCY; LOGIC CIRCUITS; LOGIC DEVICES; LOGIC SYNTHESIS; PROGRAM PROCESSORS; RECONFIGURABLE HARDWARE; VLSI CIRCUITS;

DESIGN SYNTHESIS; ENERGY REDUCTION; PARALLEL PERFORMANCE; PARALLELIZATIONS; PARASITIC LEAKAGES; POWER-CONSTRAINED SYSTEMS; SUBTHRESHOLD SWING; UNIDIRECTIONALITY;

COMPUTER CIRCUITS;

EID: 84990949479     PISSN: 07431562     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSIT.2016.7573442     Document Type: Conference Paper

References (6)

1. ITRS roadmap, http://www.itrs.net/reports.html
2. U. E. Avci et al., IEDM, pp33.4.1-33.4.4, 2013.
3. D. H. Morris et al., JETCAS, v.4 n.4 pp.390-88, 2014.
4. M Lanuzza et al., TED, v.62 n.12 pp.3973-3979, 2015.
5. S. Galal, M. Horowitz, IEEE Trans.on Computers, v.60 n.7 pp.913-922, 2011.
6. K. Swaminathan et al., IEEE Micro, v.33 n.5 pp50-59, 2013.