Experimental evaluation of CPU performance features

Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001

Volumn , Issue , 2001, Pages 194-201

  Sosnowski, J ^a   Jurkiewicz, R ^a   Nowicki, J ^a  

^a WARSAW UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

COARSE-GRAINED; EVENT MONITORING; EXPERIMENTAL EVALUATION; FINE GRAINED; INTEL PROCESSORS; MICRO ARCHITECTURES; PERFORMANCE ANALYSIS; REAL SYSTEMS;

SYSTEMS ANALYSIS;

EID: 84983158553     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2001.952282     Document Type: Conference Paper

References (18)

1. J.Y Cai, A. Nerurkar, Making benchmarks uncheatable, Proc. of IEEE Int. Computer Performance and Dependability Symposium 1998, pp.216-225.
2. T. Conte, W.M. Hwu, Benchmark characterization, IEEE Computer, January 1991, pp.48-56.
3. S. Cotofana, B. Juurlink, S. Vassiliadis, Counter based superscalar instruction issuing, Proceedings of 26th Euromicro Conference, IEEE Computer Society, 2000, pp.307-315.
4. M.J. Flynn, Computer architecture, pipelined and parallel processor design, Jones and Bartlett Publishing, 1995.
5. A. Ganjoo, N.F. Tzeng, Influence of high level program structures on branch prediction accuracy, Proceedings of 26th Euromicro Conference, IEEE Computer Society, 2000, pp.316-322.
6. Ch. Gniady, B. Falsa, T.N. Vijaykumar. Is SC+ ILP = RC, Proceedings of the 26th Annual Int. Symposium on Computer Architecture, IEEE Computer Society, 1998, pp.162-171.
7. J. Gray, The benchmark handbook for database and transaction processing systems, Morgan Kaaufman Publishers, 1993.
8. J. Henessy, D. Patterson, Computer architecture, a quantitative approach, Morgan Kaufman Inc. 1998
9. L. Manjikian, In-lecture hardware demonstrations with a logic analyzer to illustrate pipelined execution and cache/memory behavior, Computer Architecture Newsletter, September 2000, pp.77-84.
10. R. Moreno, L. Pinuel, S. Pino, F. Tirado, Power-efficient value speculation for high performance microprocessors, Proceedings of 26th Euromicro Conference, IEEE Computer Society, 2000, pp.292-299.
11. S. F. Oberman, M. J. Flyn, Design issues in division and other floating point operations, IEEE Transactions on Computers, vol.46, No.2 February 1997, pp.154-161.
12. S. Reches, S. Weiss, Implementation and analysis of path history in dynamic branch schemes, IEEE Transactions on Computers, vol.47, No.8, August 1998, pp.907-912.
13. T. Schanley, Pentium Pro and Pentium II system architecture, Addison Wesley, 1998.
14. D. Sima, T. Fountain, P. Kacsuk, Advanced computer architectures, Addison-Wesely, 1997.
15. J. Sosnowski, J. Nowicki, Experiments with on chip monitoring in Pentium processors, Digest of FastAbstracts FTCS-28.pp.54-55.
16. H. Torng, S. Vassiliadis, Instruction level parallel processors, IEEE Computer Society Press, 1995.
17. M. Wolf, L. Wills, SATSim: A superscalar architecture trace simulator using interactive animation, Computer Architecture Newsletter, September 2000, pp.22-33.
18. Intel, Pentium Developers Manual, 1999.