Dataflow architectures for 10Gbps line-rate key-value-stores

2013 IEEE Hot Chips 25 Symposium, HCS 2013

Volumn , Issue , 2013, Pages

  Blott, Michaela ^a   Vissers, Kees ^a  

^a XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84979299014     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HOTCHIPS.2013.7478311     Document Type: Conference Paper

References (13)

1. ARVIND, AND NIKHIL, R. Executing a program on the mittagged-token dataflow architecture. Computers, IEEE Transactions on 39, 3 (March 1990), 300-318.
2. ATIKOGLU, B., XU, Y., FRACHTENBERG, E. , JIANG, S., AND PALECZNY, M. Workload analysis of a large-scale key-value store. SIGMETRICS Perform. Eva!. Rev. 40, 1 (June 2012), 53-64.
3. BANDO, M., ARTAN, N., AND CHAO, H. Flashlook: 100-gbps hash-tuned route lookup architecture. In High Performance Switching and Routing, 2009. HPSR 2009. International Conference on (June 2009), pp. 1-8.
4. BEREZECKI, M., FRACHTENBERG, E. , PALECZNY, M., AND STEELE, K. Power and performance evaluation of memcached on the tilepro64 architecture. In Green Computing Conference and Workshops (IGCC), 2011 International (July 2011), pp. 1-8.
5. CONG, J., LiU, B., NEUENDORFFER, S., NOGUERA, J., VISSERS, K., AND ZHANG, Z. High-level synthesis for fpgas: From prototyping to deployment. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 30, 4 (April 2011), 473-491 .
6. FERDMAN, M., ADILEH, A , KOCBERBER, 0 ., VOLOS, S., ALiSAFAEE, M., JEVDJIC, D., KAYNAK, C., POPESCU, A D., AILAMAKI, A, AND FALSAFI, B. Clearing the clouds: a study of emerging scale-out workloads on modern hardware. SIGARCH Comput. Archit. News 40, 1 (Mar. 2012), 37-48.
7. HETHERINGTON, T. H. , ROGERS, T. G., HSU, L., O'CONNOR, M., AND AAMODT, T. M. Characterizing and evaluating a key-value store application on heterogeneous cpu-gpu systems. In Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software (Washington, DC, USA, 2012), ISPASS '12, IEEE Computer Society, pp. 88-98.
8. ISTVAN, Z. Hash Table for Large Key-Value Stores on FPGAs. Master's thesis, ETH Zurich, Dept. of Computer Science, Systems Group, Switzerland, 2013.
9. JOSE, J., SUBRAMONI, H., LUO, M., ZHANG, M. , HUANG, J., UR RAHMAN, M.W ., ISLAM, N. S., O UYANG, X., WANG, H., SUR, S., AND PANDA, D. K.M emcached design on high performance rdma capable interconnects. 2012 41st International Conference on Parallel Processing 0 (2011), 743-752.
10. LANG, W., PATEL, J. M.A, ND SHANKAR, S. Wimpy node clusters: what about non-wimpy workloads? In DaMoN (2010), pp. 47-55.
11. MATTSON, R. , GECSEI, J. , SLUTZ, D., AND TRAIGER, I. Evaluation techniques for storage hierarchies. IBM Systems Journal 9, 2 (1970), 78-117.
12. WIGGINS, A, AND LANGSTON, J. Enhancing the scalability of memcached. In Intel Software Network (2012).
13. Kevin Lim, David Meisner, Ali G. Saidi, Parthasarathy Ranganathan, and Thomas F. Wenisch. 2013. Thin servers with smart pipes: designing SoC accelerators for memcached. InProceedings of the 40th Annual International Symposium on Computer Architecture (ISCA '13). ACM, New York, NY, USA, 36-47.