Multipartite tables in jbits for the evaluation of functions on FPGAs

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2002

Volumn , Issue , 2002, Pages 154-

  Detrey, J ^a   De Dinechin, F ^a  

^a UNIVERSITÉ DE LYON   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84966478643     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2002.1016551     Document Type: Conference Paper

References (12)

1. D. Das Sarma and D. Matula. Faithful bipartite ROM reciprocal tables. In S. Knowles and W. McAllister, editors, 12th IEEE Symposium on Computer Arithmetic, pages 17-28, Bath, UK, 1995. IEEE Computer Society Press.
2. F. de Dinechin and A. Tisserand. Some improvements on multipartite table methods. In N. Burgess and L. Ciminiera, editors, 15th IEEE Symposium on Computer Arithmetic, pages 128-135, Vail, Colorado, June 2001. Also available as LIP research report 2000-38.
3. E. Keller. JRoute: A run-time routing API for FPGA hardware. In 7th Reconfigurable Architectures Workshop, Cancun, Mexico, May 2000. LNCS 1800.
4. J.-M. Muller. A few results on table-based methods. Reliable Computing, 5(3):279-288, 1999.
5. C. Patterson. High performance DES encryption in Virtex(tm) FPGAs using JBits(tm). In IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, USA, 2000.
6. J. Piñeiro, J. Bruguera, and J.-M. Muller. Faithful powering computation using table look-up and a fused accumulation tree. In N. Burgess and L. Ciminiera, editors, 15th IEEE Symposium on Computer Arithmetic, pages 40-47, Vail, Colorado, June 2001.
7. J. Scalera and M. Jones. A run-time reconfigurable plug-in for the winamp MP3 player. In IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, USA, 2000.
8. J. Scalera and M. Jones. Cores and anti-cores: Using JBits as part of a mainstream design flow. In 8th Reconfigurable Architectures Workshop, San Francisco, USA, Apr. 2001.
9. N. A. Sherwani. Algorithms for VLSI physical design automation. Kluwer Academic, 1993.
10. S. Singh. Death of the RLOC? In IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, USA, 2000.
11. J. Stine and M. Schulte. The symmetric table addition method for accurate function approximation. Journal of VLSI Signal Processing, 21(2):167-177, 1999.
12. Xilinx Corporation. The JBits 2.7 SDK for Virtex, 2001.