A safety concept for a railway Mixed-criticality embedded system based on multicore partitioning

Proceedings - 15th IEEE International Conference on Computer and Information Technology, CIT 2015, 14th IEEE International Conference on Ubiquitous Computing and Communications, IUCC 2015, 13th IEEE International Conference on Dependable, Autonomic and Secure Computing, DASC 2015 and 13th IEEE International Conference on Pervasive Intelligence and Computing, PICom 2015

Volumn , Issue , 2015, Pages 1780-1787

  Agirre, Irune ^a   Azkarate Askasua, Mikel ^a   Larrucea, Asier ^a   Perez, Jon ^a   Vardanega, Tullio ^b   Cazorla, Francisco J ^c,d  

^a IK4 IKERLAN   (Spain)

^b UNIVERSITY OF PADOVA   (Italy)

^c BARCELONA SUPERCOMPUTING CENTER   (Spain)

^d ARTIFICIAL INTELLIGENCE RESEARCH INSTITUTE IIIA CSIC   (Spain)

Author keywords

Certification; Mixed criticality; Multicore; Railway; Safety

Indexed keywords

CRITICALITY (NUCLEAR FISSION); EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RAILROADS; RISK MANAGEMENT; TRANSPORTATION; UBIQUITOUS COMPUTING;

CERTIFICATION; FEDERATED ARCHITECTURE; MIXED CRITICALITIES; MIXED-CRITICALITY SYSTEMS; MULTI CORE; RAILWAY; SAFETY CERTIFICATION; TRANSPORTATION SYSTEM;

ACCIDENT PREVENTION;

EID: 84964294810     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CIT/IUCC/DASC/PICOM.2015.268     Document Type: Conference Paper

References (24)

1. H. Kopetz, "The complexity challenge in embedded system design", in ISORC, 2008, Conference Proceedings, pp. 3-12.
2. J. Perez et al., "A safety certification strategy for IEC-61508 compliant industrial mixed-criticality systems based on multicore partitioning", in DSD, 2014.
3. L. Kosmidis et al., "Measurement-based probabilistic timing analysis and its impact on processor architecture", in DSD, 2014, pp. 401-410.
4. J. Abella et al., "On the comparison of deterministic and probabilistic WCET estimation techniques", in ECRTS, 2014.
5. ERA, "ERTMS - set of specifications (ETCS baseline 3 and GSM-R baseline 0) - ERA (European Railway Agency)", 2014.
6. P. Winter and B. Guiot, Compendium on ERTMS: European Rail Traffic Management System, International Union of Railways, 2009.
7. IEC-61508, "IEC-61508: Functional safety of electrical/electronic/programmable electronic safety-related systems", 2010.
8. CENELEC, "EN-5012X Safety standards for Railway Applications: EN-50126, EN-50128 and EN-50129", 2011.
9. H. Kopetz, On the Fault Hypothesis for a Safety-Critical Real-Time System, ser. Lecture Notes in Computer Science. Springer Berlin Heidelberg, 2006, vol. 4147, book section 3, pp. 31-42.
10. J. Perez et al., "A safety concept for a wind power mixed-criticality embedded system based on multicore partitioning", in 11th International TÜV Rheinland Symposium "Functional Safety in Industrial Applications", 2014.
11. "P4 series P4080 multicore processor", Freescale Semiconductor, Report. [Online]. Available: http://cache.freescale.com/files/netcomm/doc/fact sheet/QorIQ P4080.pdf
12. "LEON3 multiprocessing CPU core, Aeroflex Gaisler", Report, 2010.
13. J. Nowotsch and M. Paulitsch, "Leveraging multi-core computing architectures in avionics", in EDCC, 2012, pp. 132-143.
14. J. Bin et al., "Studying co-running avionic real-time applications on multi-core COTS architectures", in ERTS, 2014.
15. F. Wartel et al., "Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study", in SIES, 2013.
16. L. Kosmidis et al., "Containing timing-related certification cost in automotive systems deploying complex hardware", in DAC. New York, USA: ACM, 2014, pp. 22:1-22:6.
17. S. Burger et al., "Implications of multi-core processors on safetycritical operating system architectures", in ECRTS, 2014.
18. R. Nevalainen et al., "Impact of multicore platforms in hardware and software certification", in WICERT, 2013.
19. "Mixed criticality systems", European Comission, Report, February 3 2012. [Online]. Available: http://cordis.europa.eu/fp7/ict/embedded-systems-engineering/documents/sra-mixed-criticality-systems.pdf
20. S. Trujillo et al., "European project cluster on mixed-criticality systems", in DATE Workshop 3PMCES, 2014.
21. -, "MultiPARTES: Multi-core partitioning and virtualization for easing the certification of mixed-criticality systems", Microprocessors and Microsystems, vol. 38, no. 8, Part B, pp. 921-932, 2014.
22. A. Crespo et al., "Partitioned embedded architecture based on hypervisor: The XtratuM approach", in EDCC, 2010, pp. 67-72.
23. SYSGO, "PikeOS hypervisor." [Online]. Available: http://www.sysgo. com/products/pikeos-rtos-and-virtualization-concept/
24. C. Salloum et al., "The ACROSS MPSoC - a new generation of multicore processors designed for safety-critical embedded systems", in DSD, 2012, pp. 105-113.