Mode-controlled data-flow modeling of real-time memory controllers

ESTIMedia 2015 - 13th IEEE Symposium on Embedded Systems for Real-Time Multimedia

Volumn , Issue , 2015, Pages

  Li, Yonghui ^a   Salunkhe, Hrishikesh ^a   Bastos, Joao ^a   Moreira, Orlando ^b   Akesson, Benny ^c   Goossens, Kees ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b INTEL CORPORATION   (United States)

^c INSTITUTO SUPERIOR DE ENGENHARIA DO PORTO   (Portugal)

Author keywords

Analytical models; Bandwidth; Computational modeling; Hardware; Real time systems; SDRAM; Timing

Indexed keywords

ANALYTICAL MODELS; BANDWIDTH; COMPUTER HARDWARE; CONTROLLERS; DATA FLOW ANALYSIS; DATA TRANSFER; DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; INTERACTIVE COMPUTER SYSTEMS;

ANALYSIS TECHNIQUES; COMMAND SCHEDULING; COMPUTATIONAL MODEL; MEMORY TRANSACTIONS; MULTI-CORE PLATFORMS; SDRAM; STREAMING APPLICATIONS; TIMING;

REAL TIME SYSTEMS;

EID: 84962284691     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESTIMedia.2015.7351770     Document Type: Conference Paper

References (23)

1. Y. Heechul et al., "MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms, " in Proc. RTAS, 2013.
2. P. Kollig et al., "Heterogeneous multi-core platform for consumer multimedia applications, " in Proc. DATE, 2009.
3. A. Stevens, "QoS for High-Performance and Power-Efficient HD Multimedia", ARM White paper, 2010.
4. Y. Li et al., "Dynamic command scheduling for real-time memory controllers, " in Proc. ECRTS, 2014.
5. O. Moreira et al., Scheduling Real-Time Streaming Applications Onto an Embedded Multiprocessor. Springer, 2013.
6. B. Akesson et al., "Architectures and modeling of predictable memory controllers for improved system integration, " in Proc. DATE, 2011.
7. DDR3 SDRAM Specification, JEDEC Solid State Technology Association, 2010.
8. Y. Heechul et al., "Memory access control in multiprocessor for realtime systems with mixed criticality, " in Proc. ECRTS, 2012.
9. N. Rafique et al., "Effective management of DRAM bandwidth in multicore processors, " in Proc. PACT, 2007.
10. L. Ecco et al., "A mixed critical memory controller using bank privatization and fixed priority scheduling, " in Proc. RTCSA, 2014.
11. M. Hassan, H. Patel, and R. Pellizzoni, "A framework for scheduling dram memory accesses for multi-core mixed-time critical systems, " in Proc. RTAS, 2015.
12. J. Reineke et al., "PRET DRAM controller: Bank privatization for predictability and temporal isolation, " in Proc. CODES+ISSS, 2011.
13. A. Hansson et al., "Enabling application-level performance guarantees in network-based systems on chip by applying dataflow analysis, " Computers Digital Techniques, IET, vol. 3, 2009.
14. A. Lele et al., "A new data flow analysis model for TDM, " in Proc. EMSOFT, 2012.
15. P. van der Wolf et al., "SoC infrastructures for predictable system integration, " in Proc. DATE, 2011.
16. H. Kim et al., "Bounding memory interference delay in COTS-based multi-core systems, " in Proc. RTAS, 2014.
17. S. Goossens et al., "Power/performance trade-offs in real-time SDRAM command scheduling, " Computers, IEEE Transactions on, vol. PP, no. 99, pp. 1-1, 2015.
18. M. Geilen et al., "Synchronous dataflow scenarios, " ACM Trans. Embed. Comput. Syst., vol. 10, no. 2, 2011.
19. J. Buck, "Static scheduling and code generation from dynamic dataflow graphs with integer-valued control streams, " in Proc. SSC, 1994.
20. A. Lele et al., "FP-scheduling for mode-controlled dataflow: A case study, " in Proc. DATE, 2015.
21. Y. Li et al., "RTMemController: Open-source WCET and ACET analysis tool for real-time memory controllers. " http: //www. es. ele. tue. nl/rtmemcontroller/, 2014.
22. M. D. Gomony et al., "A real-time multi-channel memory controller and optimal mapping of memory clients to memory channels, " ACM TECS, vol. 14, no. 2, 2015.
23. S. Goossens et al., "A reconfigurable real-time SDRAM controller for mixed time-criticality systems, " in Proc. CODES+ISSS, 2013.