Dynamic voltage scaling techniques for distributed microsensor networks

Proceedings - IEEE Computer Society Workshop on VLSI 2000: System Design for a System-on-Chip Era, IWV 2000

Volumn , Issue , 2000, Pages 43-46

  Min, R ^a   Furrer, T ^a   Chandrakasan, A ^a  

^a MIT ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DC-DC CONVERTERS; ENERGY CONSERVATION; POWER MANAGEMENT; POWER MANAGEMENT (TELECOMMUNICATION); SENSOR NODES; VOLTAGE SCALING; VOLTAGE STABILIZING CIRCUITS;

ALGORITHMS AND PROTOCOLS; MICROSENSOR NETWORK; POWER-AWARE OPERATING SYSTEMS; REMOTE ENVIRONMENT; SCALABLE ALGORITHMS; SYSTEM LIFETIMES;

MICROSENSORS;

EID: 84961964266     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWV.2000.844528     Document Type: Conference Paper

References (11)

1. K. Bult et al., "Low Power Systems for Wireless Microsystems," Proc. ISLPED 1996, pp. 17-21.
2. A. Wang, W. Heinzelman, and A. Chandrakasan, "Energy-Scalable Protocols for Battery-Operated Microsensor Networks," Proc. SiPS '99, Oct. 1999, pp. 483-492.
3. A. Chandrakasan et al., "Design Considerations for Distributed Microsensor Systems," Proc. CICC 1999, pp. 279-286.
4. W. Heinzelman, A. Chandrakasan, and H. Balakrishnan, "Energy-Efficient Communication Protocol for Wireless Microsensor Networks," Proc. HICSS 2000, Jan. 2000.
5. J. Goodman, A. Dancy, and A. Chandrakasan, "An Energy/Security Scalable Encryption Processor using an Embedded Variable Voltage DC/DC Converter," Journal of Solid-State Circuits, Vol. 33, No. 11, Nov. 1998, pp. 1799-1809.
6. A. Sinha, "Energy-Scalable Software," S.M. Thesis, Department of EECS, Massachusetts Institute of Technology, February 2000.
7. T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A Dynamic Voltage Scaled Microprocessor System," Proc. ISSCC 2000, pp. 294-295.
8. DIGITAL Semiconductor, DIGITAL Semiconductor SA-1100 Microprocessor Technical Reference Manual, 1998.
9. "eCos Documentation," http://sourceware.cygnus.com/ecos/docs.html
10. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for Reduced CPU Energy," in Low Power CMOS Design, A. Chandrakasan and R. Brodersen, eds., 1998, pp. 177-187.
11. T. Pering,. et al., "The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms," Proc. ISLPED 1998, pp.76-81.