메뉴 건너뛰기




Volumn , Issue , 2001, Pages 477-480

An efficient and accurate procedure to evaluate distortion in SOI FD MOSFET

Author keywords

Harmonic distortion; harmonic evaluation; MOSFET; SOI

Indexed keywords

CURRENT VOLTAGE CHARACTERISTICS; FINITE DIFFERENCE METHOD; FOURIER ANALYSIS; FUNCTION EVALUATION; HARMONIC ANALYSIS; HARMONIC DISTORTION; MOSFET DEVICES; OPERATIONAL AMPLIFIERS; SEMICONDUCTOR DEVICES; WAVEFORM ANALYSIS;

EID: 84961817042     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISDRS.2001.984549     Document Type: Conference Paper
Times cited : (6)

References (9)
  • 2
    • 0020919278 scopus 로고
    • Fully integrated active RC filters in MOS technology
    • M. Banu and Y. Tsividis, "Fully integrated active RC filters in MOS technology", IEEE Journal of Solid-State Circuits, 1983, 18, pp. 644-651.
    • (1983) IEEE Journal of Solid-State Circuits , vol.18 , pp. 644-651
    • Banu, M.1    Tsividis, Y.2
  • 3
    • 0029356518 scopus 로고
    • Charge-sheet modelling of MOS I-V fundamental nonlinearities in MOSFET-C continuous-time filters
    • August
    • D. Flandre and P. Jespers, "Charge-sheet modelling of MOS I-V fundamental nonlinearities in MOSFET-C continuous-time filters", Electronics Letters, vol. 31, no 17, pp. 1419-1420, August 1995.
    • (1995) Electronics Letters , vol.31 , Issue.17 , pp. 1419-1420
    • Flandre, D.1    Jespers, P.2
  • 4
  • 5
    • 0030127650 scopus 로고    scopus 로고
    • Modeling and application of fully depleted SOI MOSFETs for low voltage, low power analogue CMOS circuits
    • D. Flandre, L.F.Ferrera, P.G.A. Jespers, J.P.Colinge, "Modeling and application of fully depleted SOI MOSFETs for low voltage, low power analogue CMOS circuits", Solid-State Electronics, 39, 4, 455-460, 1996.
    • (1996) Solid-State Electronics , vol.39 , Issue.4 , pp. 455-460
    • Flandre, D.1    Ferrera, L.F.2    Jespers, P.G.A.3    Colinge, J.P.4
  • 7
    • 0035247260 scopus 로고    scopus 로고
    • Modeling real junctions by a series combination of two ideal diodes with parallel resistanse and its parameter extraction
    • A. Ortiz-Conde, M. Estrada, A. Cerdeira, F.J. García Sánchez, G. De Mercato, "Modeling real junctions by a series combination of two ideal diodes with parallel resistanse and its parameter extraction", Solid-State Electronics, 45, 223-228, 2001.
    • (2001) Solid-State Electronics , vol.45 , pp. 223-228
    • Ortiz-Conde, A.1    Estrada, M.2    Cerdeira, A.3    García Sánchez, F.J.4    De Mercato, G.5
  • 8
    • 84961850980 scopus 로고    scopus 로고
    • ATLAS and ATHENA are programs of Silvaco International
    • ATLAS and ATHENA are programs of Silvaco International.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.