Combining stack caching with dynamic superinstructions

Proceedings of the 2004 Workshop on Interpreters, Virtual Machines and Emulators, IVME 2004

Volumn , Issue , 2004, Pages 7-14

  Ertl, M Anton ^a   Gregg, David ^b  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b TRINITY COLLEGE DUBLIN   (Ireland)

Author keywords

Interpreter; Shortest path algorithm; Stack caching; Superinstruction; Virtual machine

Indexed keywords

GRAPH THEORY; NETWORK SECURITY; VIRTUAL MACHINE;

INTERPRETER; OPTIMAL SEQUENCE; SHORTEST PATH ALGORITHMS; SHORTEST PATH SEARCHES; STACK CACHING; STATE TRANSITIONS; SUPERINSTRUCTION; SUPERINSTRUCTIONS;

COST REDUCTION;

EID: 84961317165     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1059579.1059583     Document Type: Conference Paper

References (13)

1. James R. Bell. Threaded code. Communications of the ACM, 16(6):370-372, 1973.
2. Brian Davis, Andrew Beatty, Kevin Casey, David Gregg, and John Waldron. The case for virtual register machines. In Interpreters, Virtual Machines and Emulators (IVME'03), pages 41-49, 2003.
3. Eddy H. Debaere and Jan M. Van Campenhout. Interpretation and Instruction Path Coprocessing. The MIT Press, 1990.
4. M. Anton Ertl and David Gregg. Optimizing indirect branch prediction accuracy in virtual machine interpreters. In SIGPLAN'03 Conference on Programming Language Design and Implementation, 2003.
5. M. Anton Ertl, David Gregg, Andreas Krall, and Bernd Paysan. vmgen - a generator of efficient virtual machine interpreters. Software-Practice and Experience, 32(3):265-294, 2002.
6. M. Anton Ertl. Stack caching for interpreters. In SIGPLAN'95 Conference on Programming Language Design and Implementation, pages 315-327, 1995.
7. Robert Griesemer. Interpreter generation and implementation utilizing interpreter states and register caching. Patent 6192516 B1, US, 2001.
8. Kazunori Ogata, Hideaki Komatsu, and Toshio Nakatani. Bytecode fetch optimization for a Java interpreter. In Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), pages 58-67, 2002.
9. Ian Piumarta and Fabio Riccardi. Optimizing direct threaded code by selective inlining. In SIGPLAN'98 Conference on Programming Language Design and Implementation, pages 291-300, 1998.
10. Todd A. Proebsting. BURS automata generation. ACM Transactions on Programming Languages and Systems, 17(3):461-486, May 1995.
11. Jinzhan Peng, Gansha Wu, and Guei-Yuan Lueh. Code sharing among states for stack-caching interpreter. In IVME'04 Proceedings, 2004.
12. Markku Rossi and Kengatharan Sivalingam. A survey of instruction dispatch techniques for byte-code interpreters. Technical Report TKO-C79, Faculty of Information Technology, Helsinki University of Technology, May 1996.
13. Vítor Santos Costa. Optimising bytecode emulation for Prolog. In LNCS 1702, Proceedings of PPDP'99, pages 261-267. Springer-Verlag, September 1999.