메뉴 건너뛰기




Volumn , Issue , 2015, Pages 33-39

Calculation of worst-case execution time for multicore processors using deterministic execution

Author keywords

[No Author keywords available]

Indexed keywords

INTERACTIVE COMPUTER SYSTEMS; ITERATIVE METHODS; REAL TIME SYSTEMS;

EID: 84959420030     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PATMOS.2015.7347584     Document Type: Conference Paper
Times cited : (2)

References (19)
  • 1
    • 84977854505 scopus 로고    scopus 로고
    • http://spinroot.comlspin/whatispin.html
  • 2
    • 84977863233 scopus 로고    scopus 로고
    • http://www.eembc.org
  • 5
    • 77955134392 scopus 로고    scopus 로고
    • Modeling shared cache and bus in multi-cores for timing analysis
    • Sudipta Chattopadhyay, Abhik Roychoudhury, Tulika Mitra. Modeling shared cache and bus in multi-cores for timing analysis. In SCOPES, 2010.
    • (2010) SCOPES
    • Chattopadhyay, S.1    Roychoudhury, A.2    Mitra, T.3
  • 7
    • 67650834931 scopus 로고    scopus 로고
    • Kendo: Efficient deterministic multithreading in software
    • March
    • Marek Olszewski, Jason Ansel, Saman Amarasinghe. Kendo: efficient deterministic multithreading in software. SIGPLAN Not., 44(3):97-108, March 2009.
    • (2009) SIGPLAN Not. , vol.44 , Issue.3 , pp. 97-108
    • Olszewski, M.1    Ansel, J.2    Amarasinghe, S.3
  • 9
    • 84867122480 scopus 로고    scopus 로고
    • A model checking based approach to bounding worst-case execution time for multi core processors
    • August
    • Lan Wu and Wei Zhang. A model checking based approach to bounding worst-case execution time for multi core processors. ACM Trans. Embed. Comput. Syst., 1l(S2):56:1-56:19, August 2012.
    • (2012) ACM Trans. Embed. Comput. Syst , vol.11 , Issue.S2 , pp. 561-5619
    • Wu, L.1    Zhang, W.2
  • 10
    • 51249094583 scopus 로고    scopus 로고
    • Wcet analysis for multi-core processors with shared 12 instruction caches
    • Jun Yan and Wei Zhang. Wcet analysis for multi-core processors with shared 12 instruction caches. In RTAS,2008.
    • (2008) RTAS
    • Yan, J.1    Zhang, W.2
  • 11
    • 72349094830 scopus 로고    scopus 로고
    • Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches
    • Wei Zhang and Jun Yan. Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches. In RTCSA, 2009.
    • (2009) RTCSA
    • Zhang, W.1    Yan, J.2
  • 12
    • 84894491646 scopus 로고    scopus 로고
    • Accurate and efficient identification of worst-case execution time for multicore processors: A survey
    • Hamid Mushtaq, Zaid AI-Ars and Koen Bertels. Accurate and efficient identification of worst-case execution time for multicore processors: A survey. In lDT 2013.
    • (2013) LDT
    • Mushtaq, H.1    AI-Ars, Z.2    Bertels, K.3
  • 18
    • 63549095070 scopus 로고    scopus 로고
    • The parsec benchmark suite: Characterization and architectural implications
    • C. Bienia, S. Kumar, J. P. Singh, K. Li. The parsec benchmark suite: characterization and architectural implications. In PACT, 2008.
    • (2008) PACT
    • Bienia, C.1    Kumar, S.2    Singh, J.P.3    Li, K.4
  • 19
    • 0029179077 scopus 로고
    • The SPLASH-2 Programs: Characterization and Methodological Considerations
    • S.c. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In lSCA, 1995.
    • (1995) LSCA
    • Woo, S.C.1    Ohara, M.2    Torrie, E.3    Singh, J.P.4    Gupta, A.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.