-
1
-
-
84977854505
-
-
http://spinroot.comlspin/whatispin.html
-
-
-
-
2
-
-
84977863233
-
-
http://www.eembc.org
-
-
-
-
5
-
-
77955134392
-
Modeling shared cache and bus in multi-cores for timing analysis
-
Sudipta Chattopadhyay, Abhik Roychoudhury, Tulika Mitra. Modeling shared cache and bus in multi-cores for timing analysis. In SCOPES, 2010.
-
(2010)
SCOPES
-
-
Chattopadhyay, S.1
Roychoudhury, A.2
Mitra, T.3
-
7
-
-
67650834931
-
Kendo: Efficient deterministic multithreading in software
-
March
-
Marek Olszewski, Jason Ansel, Saman Amarasinghe. Kendo: efficient deterministic multithreading in software. SIGPLAN Not., 44(3):97-108, March 2009.
-
(2009)
SIGPLAN Not.
, vol.44
, Issue.3
, pp. 97-108
-
-
Olszewski, M.1
Ansel, J.2
Amarasinghe, S.3
-
8
-
-
84876547503
-
Detlock: Portable and efficient deterministic execution for shared memory multicore systems
-
Hamid Mushtaq, Zaid AI-Ars and Koen Bertels. Detlock: Portable and efficient deterministic execution for shared memory multicore systems. In High Peiformance Computing, Networking, Storage and Analysis (SCC), 2012 SC Companion:. pages 721-730, 2012.
-
(2012)
High Peiformance Computing, Networking, Storage and Analysis (SCC), 2012 SC Companion
, pp. 721-730
-
-
Mushtaq, H.1
AI-Ars, Z.2
Bertels, K.3
-
9
-
-
84867122480
-
A model checking based approach to bounding worst-case execution time for multi core processors
-
August
-
Lan Wu and Wei Zhang. A model checking based approach to bounding worst-case execution time for multi core processors. ACM Trans. Embed. Comput. Syst., 1l(S2):56:1-56:19, August 2012.
-
(2012)
ACM Trans. Embed. Comput. Syst
, vol.11
, Issue.S2
, pp. 561-5619
-
-
Wu, L.1
Zhang, W.2
-
10
-
-
51249094583
-
Wcet analysis for multi-core processors with shared 12 instruction caches
-
Jun Yan and Wei Zhang. Wcet analysis for multi-core processors with shared 12 instruction caches. In RTAS,2008.
-
(2008)
RTAS
-
-
Yan, J.1
Zhang, W.2
-
11
-
-
72349094830
-
Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches
-
Wei Zhang and Jun Yan. Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches. In RTCSA, 2009.
-
(2009)
RTCSA
-
-
Zhang, W.1
Yan, J.2
-
12
-
-
84894491646
-
Accurate and efficient identification of worst-case execution time for multicore processors: A survey
-
Hamid Mushtaq, Zaid AI-Ars and Koen Bertels. Accurate and efficient identification of worst-case execution time for multicore processors: A survey. In lDT 2013.
-
(2013)
LDT
-
-
Mushtaq, H.1
AI-Ars, Z.2
Bertels, K.3
-
14
-
-
36048974180
-
Chronos: A timing analyzer for embedded software
-
December
-
Xianfeng Li, Yun Liang, Tulika Mitra, Abhik Roychoudhury. Chronos: A Timing Analyzer for Embedded Software. Science of Computer Programming, Special issue on Experimental Software and Toolkit, 69(1-3), December 2007.
-
(2007)
Science of Computer Programming Special Issue on Experimental Software and Toolkit
, vol.69
, Issue.1-3
-
-
Li, X.1
Liang, Y.2
Mitra, T.3
Roychoudhury, A.4
-
18
-
-
63549095070
-
The parsec benchmark suite: Characterization and architectural implications
-
C. Bienia, S. Kumar, J. P. Singh, K. Li. The parsec benchmark suite: characterization and architectural implications. In PACT, 2008.
-
(2008)
PACT
-
-
Bienia, C.1
Kumar, S.2
Singh, J.P.3
Li, K.4
-
19
-
-
0029179077
-
The SPLASH-2 Programs: Characterization and Methodological Considerations
-
S.c. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In lSCA, 1995.
-
(1995)
LSCA
-
-
Woo, S.C.1
Ohara, M.2
Torrie, E.3
Singh, J.P.4
Gupta, A.5
|