Formal verification of a partial-order reduction technique for model checking

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1055, Issue , 1996, Pages 241-257

  Chou, Ching Tsun ^a   Peled, Doron ^b  

^a FUJITSU LABORATORIES OF AMERICA   (United States)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FORMAL VERIFICATION; STATE SPACE METHODS; THEOREM PROVING;

CORRECTNESS ARGUMENT; MECHANICAL THEOREM PROVING; MECHANICAL THEOREMS; MODEL CHECKING ALGORITHM; PARTIAL ORDER REDUCTIONS; PROTOCOL ANALYSIS; REDUCTION TECHNIQUES; VERIFICATION PROBLEMS;

MODEL CHECKING;

EID: 84958750669     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-61042-1_48     Document Type: Conference Paper

References (18)

1. Robert S. Boyer and J Strother Moore, A Computational Logic, Academic Press, 1979.
2. Alonzo Church, "A Formulation of the Simple Theory of Types", in Journal of Symbolic Logic, Vol. 5, pp. 56-68, 1940.
3. E.M. Clarke, T. Filkorn, S. Jha, Exploiting Symmetry in Temporal Logic Model Checking, 5th International Conference on Computer Aided Verification, Elounda, Greece, June 1993, LNCS 697, 450-462.
4. E.A. Emerson, A.P. Sistla, Symmetry and Model Checking, 5th International Conference on Computer Aided Verification, Elounda, Greece, June 1993, LNCS 697, 463-479.
5. Michael J.C. Gordon and Thomas F. Melham (Ed.), Introduction to HOL: A Theorem-Proving Environment for Higher-Order Logic, Cambridge University Press, 1993.
6. M.J.C. Gordon, A.J.R.G. Milner, and C.P. Wadsworth, Edinburgh LCF: A Mechanized Logic of Computation, Lecture Notes in Computer Science 78, Springer-Verlag, 1979.
7. G.J. Holzmann, Design and Validation of Computer Protocols, Prentice Hall, 1991.
8. G.J. Holzmann, D. Peled, An Improvement in Formal Verification, 7th International Conference on Formal Description Techniques, Berne, Switzerland, 1994, 177-194.
9. H. Hungar, "Combining Model Checking and Theorem Proving to Verify Parallel Processes", 5th International Conference on Computer Aided Verification, Elounda, Greece, June/July 1993, LNCS 697, pp.154-165.
10. R.P. Kurshan, Computer-Aided Verification of Coordinating Processes, Princeton University Press, 1994.
11. R.P. Kurshan and L. Lamport, "Verification of a Multiplier: 64 Bits and Beyond", 5th International Conference on Computer Aided Verification, Elounda, Greece, June/July 1993, LNCS 697, pp.166-179.
12. M. Z. Kwiatkowska, Event Fairness and Non-Interleaving Concurrency, Formal Aspects of Computing 1 (1989), 213-228.
13. L. Lamport, What good is temporal logic, in R.E.A. Mason (ed.), Proceedings of IFIP Congress, North Holland, 1983, 657-668.
14. A. Mazurkiewicz, Trace Theory, in: W. Brauer, W. Reisig, G. Rozenberg (eds.) Advances in Petri Nets 1986, Bad Honnef, Germany, Lecture Notes in Computer Science 255, Springer, 1987, 279-324.
15. Thomas F. Melham, "Automating Recursive Type Definitions in higher-Order Logic", pp. 341-386 of G. Birtwistle and P.A. Subrahmanyam (Ed.), Current Trends in Hardware Verification and Automated Theorem Proving, Springer-Verlag, 1989.
16. D. Peled, Combining Partial Order Reductions with On-the-fly Model- Checking, 6th International Conference on Computer Aided Verification, Stanford, CA, USA, 1994, LNCS 818,377-390.
17. S. Rajan, N. Shankar, M.K. Srivas, An Integration of Model Checking with Automated Proof Checking, 7th International Conference on Computer Aided Verification, Liege, Belgium, July 1995, LNCS 939, 84-97.
18. Wolfgang Thomas, "Automata on Infinite Objects", pp.133-192 of Jan van Leeuwen (Ed.), Handbook of Theoretical Computer Science, Vol. B: Formal Models and Semantics, The MIT Press/Elsevier, 1990.