IEC-61508 SIL 3 compliant pseudo-random number generators for probabilistic timing analysis

Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015

Volumn , Issue , 2015, Pages 677-684

  Agirre, Irune ^a   Azkarate Askasua, Mikel ^a   Hernandez, Carles ^b   Abella, Jaume ^b   Perez, Jon ^a   Vardanega, Tullio ^d   Cazorla, Francisco J ^c  

^a IK4 IKERLAN   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

^c UNIVERSITY OF PADOVA   (Italy)

^d ARTIFICIAL INTELLIGENCE RESEARCH INSTITUTE IIIA CSIC   (Spain)

Author keywords

Certification; Mixed criticality; Safety; WCET

Indexed keywords

ACCIDENT PREVENTION; CRITICALITY (NUCLEAR FISSION); MULTICORE PROGRAMMING; NUMBER THEORY; SAFETY ENGINEERING; SOFTWARE ARCHITECTURE; SYSTEMS ANALYSIS;

CERTIFICATION; MIXED CRITICALITIES; MIXED-CRITICALITY SYSTEMS; MULTI-CORE PROCESSOR; MULTICORE ARCHITECTURES; PSEUDO RANDOM NUMBER GENERATORS; SAFETY CRITICAL SYSTEMS; WCET;

RANDOM NUMBER GENERATION;

EID: 84958230860     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2015.26     Document Type: Conference Paper

References (26)

1. "IEC 61508: Functional safety of electrical/electronic/programmable electronic safety-related systems, " 2010
2. Wilhelm R. et al., "The worst-case execution-time problem: overview of methods and survey of tools, " ACM Transactions on Embedded Computing Systems, vol. 7, pp. 1-53, May 2008
3. J. Abella et al., "On the comparison of deterministic and probabilistic WCET estimation techniques, " in ECRTS, 2014
4. G. Bernat et al., "WCET analysis of probabilistic hard real-time systems, " in RTSS, 2002
5. J. Hansen et al., "Statistical-based WCET estimation and validation, " in WCET, 2009
6. F. J. Cazorla et al., "PROARTIS: Probabilistically analysable real-time systems, " ACM TECS, 2012
7. L. Cucu et al., "Measurement-based probabilistic timing analysis for multi-path programs, " in ECRTS, 2012
8. F. Wartel et al., "Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study, " in SIES, 2013
9. R. Davis et al., "Analysis of probabilistic cache related pre-emption delays, " in ECRTS, 2013
10. S. Altmeyer and R. Davis, "On the correctness, optimality and precision of static probabilistic timing analysis, " in DATE, 2014
11. L. Kosmidis et al., "Probabilistic timing analysis on conventional cache designs, " in DATE, 2013
12. L. Kosmidis, J. Abella, E. Quinones, and F. J. Cazorla, "A cache design for probabilistically analysable real-time systems, " in DATE, 2013
13. F. Wartel et al., "Timing analysis of an avionics case study on complex hardware/software platforms, " in DATE, 2015
14. L. Kosmidis et al., "Containing timing-related certification cost in automotive systems deploying complex hardware, " in DAC, 2014
15. L. Kosmidis et al, "Probabilistic timing analysis and its impact on processor architecture, " in DSD, 2014
16. M. Paolieri et al., "Hardware support for WCET analysis of hard realtime multicore systems, " in ISCA, 2009
17. J. Jalle, L. Kosmidis, J. Abella, E. Quinones, and F. J. Cazorla, "Bus designs for time-probabilistic multicore processors, " in DATE, 2014
18. L. Kosmidis et al., "Measurement-based probabilistic timing analysis and its impact on processor architecture, " in DSD, 2014
19. A. Rukhin et al., "A statistical test suite for the validation of random number generators and pseudo random number generators for cryptographic applications, " US National Institute of Standards and Technology (NIST), Special Publication 800-22rev1a, 2010
20. P. Alfke, Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators, Xilinx, 1996
21. G. Marsaglia and A. Zaman, "A new class of random number generators, " Annals of Applied Probability, vol. 1, no. 3, pp. 462-480, 1991
22. L. Kosmidis et al., "Multi-level unified caches for probabilis-tically time analysable real-time systems, " in RTSS, 2013
23. J. Jalle et al., "Deconstructing bus access control policies for real-time multicores, " in SIES, 2013, pp. 31-38
24. N. Muralimanohar, R. Balasubramonian, and N. Jouppi, "CACTI 6.0: A tool to understand large caches, " HP Tech Report HPL-2009-85, 2009
25. Aeroflex Gaisler, LEON 3 Processor, http://www.gaisler.com/
26. J. Poovey, Characterization of the EEMBC Benchmark Suite, North Carolina State University, 2007