BDDs vs. Zero-suppressed Bdds: For CTL symbolic model checking of Petri nets

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1166, Issue , 1996, Pages 435-449

  Yoneda, Tomohiro ^a   Hatori, Hideyuki ^a   Takahara, Atsushi ^b   Minato, Shin Ichi ^b  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

^b NTT CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; FORMAL METHODS; PETRI NETS;

SYMBOLIC MANIPULATION; SYMBOLIC MODEL CHECKING;

MODEL CHECKING;

EID: 84957708535     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0031826     Document Type: Conference Paper

References (10)

1. J. R. Burch, E.M. Clarke, D. L. Dill, L. J. Hwang, and K.L. McMillan. Symbolic model checking: 1020 states and beyond. Academic Press, 98(2):142-170, 1992.
2. D.L. Dill. Trace theory for automatic hierarchical verification of speedindependent circuits. MIT press, 1988.
3. K. Hamaguchi, H. Hiraishi, and S. Yajima. Design verification of asynchronous sequential circuits using symbolic model checking. Proc. of International Symposium on Logic Synthesis and Microprocessor Architecture, pages 84-90, 1992.
4. K. Hamaguchi and S. Yajima. Symbolic model checking for Petri nets using block partitions. FTC workshop (in Japanese), 1993.
5. D.E. Long. BDD library man page. 1993.
6. K.L. McMillan. Trace theoretic verification of asynchronous circuits using unfoldings. LNCS 939 Computer aided verification, pages 180-195, 1995.
7. Shinichi Minato. Zero-suppressed BDDs for set manipulation in combinatorial problems. Proc. of 30th DAC, pages 272-277, 1993.
8. Oriol Roig, Jordi Cortadella, and Enric Pastor. Verification of asynchronous circuits by BDD-based model checking of Petri nets. LNCS 935 Application and theory of Petri nets 1995, pages 374-391, 1995.
9. Alexei Semenov and Alexandre Yakovlev. Combining partial orders and symbolic traversal for efficient verification of asynchronous circuits. Proc. of CHDL’95, pages 567-573, 1995.
10. T. Yoneda and T. Yoshikawa. Using partial orders for trace theoretic verification of asynchronous circuits. Process of Second International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 152-163, 1996.