BMDs can delay the use of theorem proving for verifying arithmetic assembly instructions

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1166, Issue , 1996, Pages 34-48

  Arditi, Laurent ^a  

^a UNIVERSITÉ CÔTE D'AZUR   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; FORMAL METHODS; MICROPROGRAMMING;

ARITHMETIC INSTRUCTIONS; ASSEMBLY INSTRUCTIONS; AUTOMATIC VERIFICATION; BIT VECTOR; MICROPROGRAMS; MOMENT DIAGRAMS; SYMBOLIC REPRESENTATION;

THEOREM PROVING;

EID: 84957658472     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0031798     Document Type: Conference Paper

References (33)

1. L. Arditi. Formal verification of microprocessors: a first experiment with the Coq proof assistant. Technical Report RR-96-31, Université de Nice - Sophia Antipolis. Laboratoire I3S, May 1996.
2. L. Arditi and H. Collavizza. An object-oriented framework for the formal verification of processors. In European Conference on Object-Oriented Programming, volume 952 of LNCS, 1995.
3. L. Arditi and H. Collavizza. Towards verifying VHDL descriptions of processors. In European Design Automation Conference with EURO-VHDL, 1995.
4. P. J. Ashenden. The VHDL Cookbook. Public Domain, Dept. Computer Science, University of Adelaide, South Australia, first edition, July 1990.
5. D. L. Beatty and R. E. Bryant. Formally verifying a microprocessor using a simulation methodology. In 31st ACM/IEEE Design Automation Conference, 1994.
6. J. Bern, C. Meinel, and A. Slobodová. Efficient OBDD-based boolean manipulation in CAD beyond current limits. In 32 nd ACM/IEEE Design Automation Conference, 1995.
7. R. E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, Aug. 1986.
8. R. E. Bryant. Binary decision diagrams and beyond: Enabling technologies for formal verification. In IEEE Internationl Conference on Computer-Aided Design, 1995.
9. R. E. Bryant and Y.-A. Chen. Verification of arithmetic functions with binary moment diagrams. Technical Report CMU-CS-94-160, School of Computer Science, Carnegie Mellon University, June 1994.
10. R. E. Bryant and Y.-A. Chen. Verification of arithmetic circuits with binary moment diagrams. In 32 'rd ACM//IEEE Design Automation Conference, 1995.
11. J. Burch. Using BDDs to verify multipliers. In 28 th ACM/IEEE Design Automation Conference 1991.
12. J. Butch, E. Clarke, K. McMillan, and D. Dill. Sequential circuit verification using symbolic model checking. In 27 th ACM/IEEE Design Automation Conference, 1990.
13. J. Burch and D. Dill. Automatic verification of pipelined microprocessor control. In Computer-Aided Verification, volume 818 of LNCS, 1994.
14. E. Clarke, M. Fujita, and X. Zhao. Hybrid decision diagrams, overcoming the limitations of MTBDDs and BMDs. In IEEE Internationl Conference on Computer- Aided Design, 1995.
15. E. Clarke, K. McMillan, X. Zhao, M. Fujita, and H.-Y. Yang. Spectral transforms for large Boolean functions with application to technology mapping. In 30 th ACM/IEEE Design Automation Conference, 1993.
16. E. C. Clarke, O. Grumberg, and D. E. Long. Model checking and abstraction. In A CM Symposium on Principles of Programming Languages, 1992.
17. A. Cohn. A proof of correctness of the Viper microprocessor: the first level. In VLSI Specification, Verification and Synthesis. Ktuwer Acad. Publ., Jan. 1987.
18. F. Corella. Automatic high-level verification against clocked algorithmic specifications. In 11 th International Conference on Computer Hardware Description Languages and their Applications. Elsevier Science Publishers B.V., 1993.
19. Comes, Courant, Filliâtre, Huet, Manoury, Mũnoz, Murthy, Parent, Panlin-Mohring, Saïbi, and Werner. The Coq Proof Assistant. Reference Manual. Version 5. 10. Technical report, INRIA Rocquencourt - CNRS-ENS Lyon, 1996.
20. O. Coudert, C. Berthet, and J.-C. Madre. Verification of synchronous sequential machines based on symbolic execution. In Automatic Verification Methods for Finite State Systems, volume 407 of LNCS, 1989.
21. R. Drechsler, B. Becket, and S. Ruppertz. K*BMDs: a new data structure for verification. In European Design and Test Conference, 1996.
22. M. Gordon. Proving a computer correct using LCF-LSM hardware verification system. Technical Report 42, Computer Laboratory, The University of Cambridge, Sept. 1983.
23. A. Gupta. Formal hardware verification methods: a survey. Formal Methods in System Design, 1(2/3):151-238, Oct. 1992.
24. K. Hamaguchi, A. Morita, and S. Yajima. Efficient construction of binary moment diagrams for verifying arithmetic circuits. In IEEE Internationl Conference on Computer-Aided Design, 1995.
25. R. Hojati and R. K. Brayton. Automatic datapath abstraction in hardware systems. In Computer-Aided Verification, volume 939 of LNCS, 1995.
26. A. D. Hu, D. L. Dill, A. J. Drexler, and H. C. Yang. Higher-level specification and verification with BDDs. In Computer-Aided Verification: Fourth International Workshop, volume 663 of LNCS, 1992.
27. W. Hunt Jr. FM8501: a Verified Microprocessor. PhD thesis, Institute for Computing Science, University of Texas at Austin, 1986.
28. J. Joyce. Multi Level Verification of Microprocessor-Based Systems. PhD thesis, University of Cambridge, Computer Laboratory, 1989.
29. Y.-T. Lai and S. Sastry. Edge-valued binary decision diagrams for multi-level hierarchical verification. In 29 th ACM//IEEE Design Automation Conference, 1992.
30. S. Rajan, N. Shankar, and M. Srivas. An integration of model checking with automated proof checking. In Computer-Aided Verification, volume 939 of LNCS, 1995.
31. M. K. Srivas and S. P. Miller. Applying formal verification to a commercial microprocessor. In International Conference on Computer Hardware Description Languages, 1995.
32. P. J. Windley. Formal modeling and verification of microprocessors. IEEE Transactions on Computers, 44(1), Jan. 1995.
33. Z. Zhu, J. Joyce, and C. Seger. Verification of the Tamazack-3 microprocessor in a hybrid verification environment. In Higher Order Logic Theorem Proving and Its Applications. 6 th International Workshop, volume 780 of LNCS, 1993.