Placing and routing circuits on FPGAs by means of parallel and distributed genetic programming

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2210, Issue , 2001, Pages 204-215

  Fernandez F ^a   Sanchez J M ^a   Tomassini, M ^b  

^a UNIVERSITY OF EXTREMADURA   (Spain)

^b UNIVERSITY OF LAUSANNE   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENETIC ALGORITHMS; GENETIC PROGRAMMING; TIMING CIRCUITS;

BENCH-MARK PROBLEMS; DISTRIBUTED GENETIC PROGRAMMING; PLACEMENT AND ROUTING;

RECONFIGURABLE HARDWARE;

EID: 84955597541     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45443-8_18     Document Type: Conference Paper

References (17)

1. D. Andre and J. R. Koza: Parallel Genetic Programming: A Scalable Implementation Using the Transputer Network Architecture. Piter J.; and Kinnear, Kenneth, Jr. (eds) Advances in Genetic Programming 2. Cambridge, MA: MIT Press. pp 317-337.
2. E. Cantú-Paz and D. Goldberg: Predicting Speedups of Ideal Bounding Cases of Parallel Genetic Algorithms. Proceedings of the Seventh International Conference on Genetic Algorithms. Morgan Kaufmann.
3. A. DeHon. The Density Advantage of Configurable Computing. Computer. April 2000, pp. 41-49.
4. F. Fernández, M. Tomassini, L. Vaneschi, L. Baucher: A Distributed Computing Environment for Genetic Programming using MPI. LNCS 1908: Recent Advance in Parallel Virtual Machine and Message Passing Interface. Proceedings 7th Euro PVM/MPI Conference. Pp 322-329. Sep-2000.
5. F. Fernández, J.M. Sánchez, M. Tomassini: "Feasibility study of Genetic Programming for solving the problem of Placement and Routing on FPGAs". Proceedings XV Conference on Design of Circuits and Integrated Systems 2000. Nov-2000.
6. F. Fernández, M. Tomassini, L. Vanneschi: Studying the Influence of Communication Topology and Migration on Distributed Genetic Programming. EuroGP 2001. To appear.
7. J.H. Holland: Adaptation in Natural and Artificial Systems, University of Michigan Press, Ann Arbor, 1975
8. J. R. Koza: Genetic Programming. On the programming of computers by means of natural selection. Cambridge MA: The MIT Press.
9. J. R. Koza, F.H. Bennet, D. Andre, M.A. Keane and F. Dunlap: Automated Synthesis of analog electrical circuits by means of genetic programming. IEEE Transactions on Evolutionary Computation, VOL. 1, NO. 2. 1997. Pp 109-128.
10. J. D. Lohn and S. P. Colombano A Circuit Representation Technique for Automated Circuit Design. IEEE Transactions on Evolutionary Computation, VOL. 3, NO. 3, September 1999. Pp 205-219.
11. P. Mazumder, E.M. Rudnick, Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice Hall. (1999).
12. J. F. Miller: An empirical study of the efficiency of learning boolean functions using a Cartesian Genetic Programming Approach, in Proceedings of the 1st Genetic and Evolutionary Coputation Conference, W. Banzhaf, J. Daida, A. E. Eiben, M. Garzon, V. Honavar, M. Jakiela, and R. E. Smith (eds), Morgan Kaufmann, San Francisco, Ca, 1999, vol. 2, pp. 927-936.
13. J. F. Miller, D. Job, V. K. Vassilev. Principles in the Evolutionary Design of Digital Circuits – Part I. Genetic Programming and Evolvable Machines, 1, 7-35(2000). Kluwer Academic Publishers. Netherland.
14. W.F. Punch: How effective are multiple populations in Genetic Programming. 3Genetic Programming 1998: Proceedings of the Third Annual Conference, J. R. Koza, W. Banzhaf, K. Chellapilla, K. Deb, M. Dorigo, D. B. Fogel, M. Garzon, D. Goldberg, H. Iba and R. L. Riolo (Eds),Morgan Kaufmann, San Francisco, CA, 08-313, 1998.
15. N. Sherwani. Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers, 2nd Edition. 1995.
16. A. Thompson, P. Layzell and R. S. Zebulum: Explorations in Design Space: Unconventional Electronics Design Through Artificial Evolution. IEEE Transactions on Evolutionary Computation, VOL. 3, NO. 3, September 1999. Pp 167-196.
17. Xilinx. XC4000E and XC4000X Series Field Programmable Gate Arrays. May 14, 1999.