Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS

Proceedings - 2001 Conference on Advanced Research in VLSI, ARVLSI 2001

Volumn , Issue , 2001, Pages 132-147

  Winstead, C ^a   Dai, Jie ^a   Kim, Woo Jin ^a,b   Little, S ^a   Kim, Yong Bin ^a,b   Myers, Chris ^a   Schlegel, Christian ^a  

^a UNIVERSITY OF UTAH   (United States)

^b NORTHEASTERN UNIVERSITY   (United States)

Author keywords

Analog computers; BiCMOS integrated circuits; Bipolar transistors; Circuit testing; Decoding; Fabrication; Maximum a posteriori estimation; Threshold voltage; Turbo codes; Very large scale integration

Indexed keywords

ANALOG COMPUTERS; BIPOLAR TRANSISTORS; BLOCK CODES; CMOS INTEGRATED CIRCUITS; DECODING; FABRICATION; INTEGRATED CIRCUIT TESTING; INTEGRATION TESTING; THRESHOLD VOLTAGE; TURBO CODES; VLSI CIRCUITS;

ANALOG IMPLEMENTATION; BICMOS INTEGRATED CIRCUITS; CIRCUIT TESTING; DECODER IMPLEMENTATION; DESIGN AND ANALYSIS; EXTENDED HAMMING CODES; MAXIMUM A POSTERIORI ESTIMATION; TAILBITING TRELLIS;

CODES (SYMBOLS);

EID: 84951855214     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ARVLSI.2001.915556     Document Type: Conference Paper

References (7)

1. H.-A. Loeliger and F. Tarkoy, "Decoding in Analog VLSI," IEEE Comm. Mag., vol. 37, April 1999, pp. 99-101.
2. L. Lustenberger, M. Helfenstein, H.-A. Loeliger, F. Tarkoy, and G. S. Moschytz, "All-Analog decoder for a binary (18,9,5) tail-biting trellis code," Proc. European Solid-State Circuits Conference, pp. 362-365, Duisburg, September 1999.
3. M. Moerz, T. Gabara, R. Yan, and J. Hagenauer, "An analog .25μm BiCMOS tailbiting MAP decoder," IEEE Proc. International Solid-State Circuits Conference, pp. 356-357, San Francisco, February 2000.
4. A. R. Calderbank, G. D. Forney, Jr., and A. Vardy, "Minimal Tail-Biting Trellises: The Golay Code and More," IEEE Trans. Inform. Theory, vol. 45, pp. 1435-1455, July 1999.
5. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans. Inform. Theory, vol. IT-20, pp. 284-287, March 1974.
6. C. A. Mead, Analog VLSI and Neural Systems, Reading, MA, Addison-Wesley, 1989.
7. Andreas Andreou, "Neural Information Processing II," Analog VLSI: Signal and Information Processing, ed. Mohammed Ismail and Terri Fiez, New York, McGraw-Hill.