All-analog decoder for a binary (18,9,5) tail-biting trellis code

European Solid-State Circuits Conference

Volumn , Issue , 1999, Pages 362-365

  Lustenberger, Felix ^a   Helfenstein, Markus ^a   Moschytz, George S ^a   Loeliger, Hans Andrea ^b   Tarköy, Felix ^b  

^a ETH ZURICH   (Switzerland)

^b Endora Tech AG   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

DECODING RATES; DIGITAL IMPLEMENTATION; HIGH-SPEED DECODING; HIGHER SPEED; ORDERS OF MAGNITUDE; POWER SUPPLY; TAILBITING TRELLIS;

DECODING; TRELLIS CODES;

TURBO CODES;

EID: 84893737448     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. M. H. Shakiba, D. A. Johns and K. W. Martin, "BiCMOS Circuits for Analog Viterbi Decoders, " IEEE Trans. Circuits and Systems-II, vol. 45, pp. 1527-1537, Dec. 1998.
2. H.-A. Loeliger, M. Helfenstein, F. Lustenberger, and F. Tarköy, "Probability Propagation and Decoding in Analog VLSI, " Proc. 1998 IEEE Int. Symp. on Information Theory, Cambridge, MA, Aug. 16-21, 1998, p. 146.
3. M. Helfenstein, H.-A. Loeliger, F. Lustenberger, and F. Tarköy, "Verfahren und Schaltung zur Signalverarbeitung, insbesondere zur Berechnung einer Wahrscheinlichkeitsfunktion, " Swiss Patent Application no. 1998 0375/98, Feb. 17, 1998.
4. C. Mead, "Neuromorphic electronic systems, " Proc. IEEE, vol. 78, pp. 1629-1636, Oct. 1990.
5. J. Hagenauer, "Der Analoge Dekoder, " German Patent Application no. 197 25 275.3, filed June 14, 1997.
6. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate, " IEEE Trans. Inform. Theory, vol. 20, pp. 284-287, March 1974.
7. G. D. Forney, Jr., "The forward-backward algorithm, " Proc. 34th Allerton Conf. on Communications, Control, and Computing, (Allerton House, Monticello, Illinois), Oct. 2-4, 1996, pp. 432-446.