RSA cryptosystem design based on the Chinese remainder theorem

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2001-January, Issue , 2001, Pages 391-395

  Wu, Chung Hsien ^a   Hong, Jin Hua ^a   Wu, Cheng Wen ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Algorithm design and analysis; Cathode ray tubes; Clocks; CMOS technology; Communications technology; Cryptography; Delay; Hardware; Systolic arrays; Throughput

Indexed keywords

ALGORITHMS; CATHODE RAY TUBES; CATHODES; CLOCKS; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER HARDWARE; DESIGN; SYSTOLIC ARRAYS; THROUGHPUT;

ALGORITHM DESIGN AND ANALYSIS; CHINESE REMAINDER THEOREM; CMOS TECHNOLOGY; COMMUNICATIONS TECHNOLOGY; DELAY; DESIGN AND IMPLEMENTATIONS; MODULAR EXPONENTIATION ALGORITHMS; NUMBER OF CLOCK CYCLES;

CRYPTOGRAPHY;

EID: 84949759949     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2001.913338     Document Type: Conference Paper

References (14)

1. R. L. Rivest, A. Shamir, and L. Adleman, "A method for obtaining digital signatures and public-key cryptosystems", Communications of the ACM, vol. 21, no. 2, pp. 120-126, Feb. 1978.
2. Ç. K. Koç and C. Y. Hung, "Bit-level systolic arrays for modular multiplication", J. VLSI Signal Processing, vol. 3, pp. 215-223, 1991.
3. Ç. K. Koç, "RSA hardware implementation", Technical report, RSA Laboratories, RSA Data Security, Inc., Redwood City, CA, 1995.
4. N. Takagi and S. Yajima, "Modular multiplication hardware algorithms with a redundant representation and their application to rsa cryptosystem", IEEE Transactions on Computers, vol. 40, pp. 887-891, July 1992.
5. P. L. Montgomery, "Modular multiplication without trial division", Math. Computation, vol. 44, pp. 519-521, 1985.
6. P. Kornerup, "A systolic, linear-array multiplier for a class of right-shift algorithms", IEEE Transactions on Computers, vol. 43, no. 8, pp. 892-898, Aug. 1994.
7. C. D. Walter, "Systolic modular multiplication", IEEE Transactions on Computers, vol. 42, no. 3, pp. 376-378, Mar. 1993.
8. M. Shand and J. Vuillemin, "Fast implementation of RSA cryptography", in Proc. 11th IEEE Symp. Computer Arithmetic, Windsor, Ontario, June 1993, pp. 252-259.
9. P.-S. Chen, S.-A. Hwang, and C.-W. Wu, "A systolic RSA public key cryptosystem", in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), Atlanta, May 1996, pp. 408-411.
10. C.-C. Yang, T.-S. Chang, and C.-W. Jen, "A new RSA cryptosystem hardware design based on Montgomery's algorithm", IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, no. 7, pp. 908-913, July 1998.
11. C.-Y. Su, S.-A. Hwang, P.-S. Chen, and C.-W. Wu, "An improved Montgomery algorithm for high-speed RSA public-key cryptosystem", IEEE Trans. VLSI Systems, vol. 7, no. 2, pp. 280-284, June 1999.
12. S.-Y. Kung, VLSI Array Processors, Prentice-Hall Inc., Englewood Cliffs, New Jersey, 1988.
13. J.-H. Hong, P.-Y. Tsai, and C.-W. Wu, "Interleaving schemes for a systolic RSA public-key cryptosystem based on an improved Montgomery's algorithm", in Proc. 11th VLSI Design/CAD Symp., Pingtung, Aug. 2000, pp. 163-166.
14. H. Orup, "A 100Kbits/s single chip modular exponentiation", in Proc. HOT Chips VI, 1994, pp. 53-59.