|
Volumn 2000-January, Issue , 2000, Pages 59-67
|
A reconfigurable computing architecture for microsensors
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTERS;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
GENERAL PURPOSE COMPUTERS;
MICROSENSORS;
RECONFIGURABLE ARCHITECTURES;
SIGNAL PROCESSING;
COMMON ARCHITECTURE;
COMMUNICATION BANDWIDTH;
COMPUTING ARCHITECTURE;
GENERAL PURPOSE PROCESSORS;
ORDERS OF MAGNITUDE;
RECONFIGURABLE COMPUTING ARCHITECTURE;
SURVEILLANCE AND TARGET ACQUISITIONS;
WEIGHT CONSTRAINTS;
COMPUTER ARCHITECTURE;
|
EID: 84949748433
PISSN: 10823409
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/FPGA.2000.903393 Document Type: Conference Paper |
Times cited : (12)
|
References (5)
|