An efficient list-based scheduling algorithm for high-level synthesis

Proceedings - Euromicro Symposium on Digital System Design: Architectures, Methods and Tools, DSD 2002

Volumn , Issue , 2002, Pages 316-323

  Sllame, A M ^a   Drabek, V ^a  

^a BRNO UNIVERSITY OF TECHNOLOGY   (Czech Republic)

Author keywords

Art; Clocks; Control systems; Data mining; Digital systems; Ear; Electrical capacitance tomography; High level synthesis; Read only memory; Scheduling algorithm

Indexed keywords

ALGORITHMS; CLOCKS; CONTROL SYSTEM SYNTHESIS; CONTROL SYSTEMS; DATA FLOW ANALYSIS; DATA MINING; ELECTRIC IMPEDANCE TOMOGRAPHY; FLOW GRAPHS; FORESTRY; GRAPHIC METHODS; HIGH LEVEL SYNTHESIS; ROM; SCHEDULING; SCHEDULING ALGORITHMS; SYNTHESIS (CHEMICAL); SYSTEMS ANALYSIS;

ART; DIGITAL SYSTEM; EAR; ELECTRICAL CAPACITANCE TOMOGRAPHY; LIST-BASED SCHEDULING; NEAR-OPTIMAL; PRIORITY FUNCTIONS;

DATA FLOW GRAPHS;

EID: 84949668150     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2002.1115384     Document Type: Conference Paper

References (18)

1. C.-T. Hwang, J.-H. Lee, Y.-C. Hsu, "A Formal Approach to the Scheduling Problem in High Level Synthesis", IEEE Transactions on Computer-Aided Design, Vol. 10, No. 4, April 1991, pp. 464-475.
2. C. A. Mandal, P. P. Chakrabarti, S. Ghoste, " Complexity of Scheduling in High-Level Synthesis", VLSI systems Design, Vol. 7, No. 4, 1998, pp. 337-346.
3. D. Gajski, N. Dutt, A. We, S. Lin, "High-Level Synthesis Introduction to Chip and System Design", Kluwer Academic Publishers, The Netherlands, 1994.
4. In-Cheol Park, Chong-Min Kyung, "FAMOS: An Efficient Scheduling Algorithm for High-Level Synthesis", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, No. 10, October 1993, pp. 1437-1448.
5. N. Park, A. C. Parker: "SEHWA, "A Software Package for Synthesis of Pipelines from Behavioral Specifications", IEEE Transactions on Computer-Aided Design, Vol. 7, No. 3, March 1988, pp. 356-370.
6. J. A. Nestor, G. Krishnamoorthy: SALSA, "A New Approach to Scheduling with Timing Constraints", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, No. 8, August 1993, pp. 1107-1122.
7. P. G. Paulin, J. Knight, "Algorithms for High-Level Synthesis", IEEE Design & Test of Computers, Vol. 6, No. 6, Dec. 1989, pp. 18-31.
8. P. G. Paulin, J. P. Knight, "Force-Directed Scheduling for the Behavioral Synthesis of ASIC's", IEEE Transactions on Computer-Aided Design, Vol. 8, No. 6, June 1989, pp. 661-679.
9. R. Camposano, "Path-Based Scheduling for Synthesis", IEEE Transactions on Computer-Aided Design, Vol. 10, No. 1, Jan. 1991, pp. 85-93.
10. R. A. Walker, S. Chaudhuri, "Introduction to the scheduling problem", IEEE Design & Test of Computers, Vol. 12, No. 2, summer 1995, pp.60-69.
11. S. Govindarajan, R. Vemuri, " Cone-Based Clustering Heuristic for List-Scheduling Algorithms", Proceedings of European Design & Test Conference (ED&TC), Paris, France, IEEE Computer Society, March 1997, pp. 456-462.
12. S. Y. Kung, H. J. Whitehouse, T. Kailath, "VLSI and Modern Signal Processing", Prentice-Hall, Inc., 1985.
13. S. Dutta, W. Wolf, "A Circuit-Driven Design Methodology for Video Signal-Processing Datapath Elements", IEEE Transactions on VLSI Systems, Vol. 7, No. 2, June 1999, pp. 229-240.
14. A. M. Sllame, V. Drabek, "Design Space Exploration Scheme for High-Level Synthesis Systems", Proceedings of 36th International Conference Modelling and Simulation of Systems MOSIS'02, Ostrava, Czech Republic, April 2002, pp. 305-312.
15. P. Eles, K. Kuchcinski, Z. Peng, "System Synthesis with VHDL", Kluwer Academic Publishers, The Netherlands, 1998.
16. M. K. Dhodhi, F. H. Hielscher, R. H. Storer, J. Bhasker, "Datapath Synthesis Using a Problem-Space Genetic Algorithm", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 8, August 1995, pp. 934-944.
17. R. Jain, A. C. Parker, N. Park, "Predicting System-Level Area and Delay for Pipelined and Nonpipelined Designs", IEEE Transactions on Computer-Aided Design, Vol. 11, No. 8, August 1992, pp. 955-965.
18. A. M. Sllame, L. Sekanina, "An Evolutionary-Based Algorithm to the Module Selection Process in High-Level Synthesis", Proceedings of Mendel 2002-8th International Conference on Soft Computing, Brno, Czech Republic, June 2002, pp. 87-92.