Rewriting, decision procedures and lemma speculation for automated hardware verification

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1275, Issue , 1997, Pages 171-182

  Kapur, Deepak ^a  

^a STATE UNIVERSITY OF NEW YORK   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84949658349     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0028393     Document Type: Conference Paper

References (18)

1. R.S, Boyer and J. Moore, A Computational Logic Handbook, New York: Academic Press, 1988.
2. R.E. Bryant, "Graph-based algorithms for boolean function manipulation," IEEE trans. on Computers, C-35 (8), 1986.
3. R. E. Bryant, and Y.-A. Chen, "Verification of arithmetic functions with binary moment diagrams," Tech. Rep. CMU-CS-94-160, June 1994.
4. J. R. Burch, E.M. Clarke, K. L. Mcmillan and D.L. Dill, "Sequential circuit verification using symbolic model checking," Proc. 27th ACM/IEEE Design Automation Conference, 1990.
5. E.M. Clarke, S.M. German and X. Zhao, "Verifying the SRT division algorithm using theorem proving techniques," Proc. Computer Aided Verification, 8th Intl. Conf. - CAV’96, New Brunswick, July/August 1996, Springer LNCS 1102 (eds. Alur and Henzinger), 111-122.
6. D. Kapur, "Shostak’s congruence closure as completion," Proc. Intl. Conf. on Rewriting Techniques and Applications (RTA-97), Barcelona, Spain, June 1997.
7. D. Kapur and X. Nie, "Reasoning about numbers in Tecton," Proc. 8th Intl. Symp. Methodologies for Intelligent Systems, (JSMIS’94), Charlotte, North Carolina, October 1994, 57-70.
8. D. Kapur and M. Subramaniam, "New uses of linear arithmetic in automated theorem proving for induction," J. Automated Reasoning, 16(1-2), 1996, 39-78.
9. D. Kapur and M. Subramaniam, "Mechanically verifying a family of multiplier circuits," Proc. Computer Aided Verification (CAV’96), New Jersey, Springer LNCS 1102 (eds. Alur and Henzinger), 1996, 135-146.
10. D. Kapur and M. Subramaniam, "Mechanical verification of adder circuits using powerlists," Dept, of Computer Science Tech. Report, SUNY Albany, November 199S. Accepted for publication in J. of Formal Methods in System Design.
11. D. Kapur and M. Subramaniam, "Intermediate lemma generation from circuit descriptions," under preparation, State University of New York, Albany, NY, May 1997.
12. D. Kapur and M. Subramaniam, "An automatic proof of properties of an SRT division circuit," under preparation, State University of New York, Albany, NY, May 1997.
13. D. Kapur, and H. Zhang, "An overview of Rewrite Rule Laboratory (RRL)," J. of Computer and Mathematics with Applications, 29, 2, 1995, 91-114.
14. G. Nelson, and D.C. Oppen, "Simplification by cooperating decision procedures," ACM Tran, on Programming Languages and Systems 1 (2), 1979, 245-257.
15. H. Ruess, N. Shankar and M.K. Srivas, "Modular verification of SRT division," Proc. Computer Aided Verification, 8th Intl. Conf. - GAV’96, New Brunswick, July/August 1996, Springer LNCS 1102 (eds. Alur and Henzinger), 123-134.
16. R.E. Shostak, "Deciding combination of theories," Journal of ACM 31 (1), 1984, 1-12.
17. H. Zhang, "Implementing contextual rewriting," Proc. 3rd Intl. Workshop on Conditional Term Rewriting Systems, Springer LNCS 656, (eds. Remy and Rusinowitch), 1992, 363-377.
18. H. Zhang, D. Kapur, and M.S. Krishnamoorthy, "A mechanizable induction principle for equational specifications," Proc. 9th Intl. Conf. Automated Deduction (CADE), Springer LNCS 310, (eds. Lusk and Overbeek), Chicago, 1988, 250-265.