Mechanically verifying a family of multiplier circuits

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1102, Issue , 1996, Pages 135-146

  Kapur, Deepak ^a   Subramaniam, M ^a  

^a STATE UNIVERSITY OF NEW YORK   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; COMPUTER HARDWARE; HARDWARE; SPECIFICATIONS;

AUTOMATED PROOFS; AUTOMATED THEOREM PROVER; CORRECTNESS PROOFS; GENERIC COMPONENTS; HARDWARE COMPONENTS; IMPLEMENTATION ASPECTS; MULTIPLIER CIRCUITS; USER INTERVENTION;

RECONFIGURABLE HARDWARE;

EID: 84957366809     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-61474-5_64     Document Type: Conference Paper

References (20)

1. R.S. Boyer and J. Moore, A Computational Logic Handbook. New York: Academic Press, 1988.
2. R.S. Boyer, J. Moore and M. Kaufmann "Functional Instantiation in Nqthm', CLI Inc. Tech. Report.
3. Bryant R.E., "Graph-based Algorithms for boolean function manipulation", IEEE trans, on Computers, C-35(8), 1986.
4. R. E. Bryant, and Y.-A. Chen, "Verification of Arithmetic Functions with Binary Moment Diagrams", Tech. Rep. CMU-CS-94-160, June 1994.
5. J. R Butch, E.M. Clarke, K. L. Mcmillan and D.L. Dill, "Sequential Circuit Verification using symbolic model checking", in proceedings of Twenty seventh ACM/IEEE Design Automation Conference, 1999.
6. A.J. Camilleri, M.J.C. Gordon and T.F. Melham, "Hardware verification using higher-order logic"", HDL Descriptions to Guaranteed Correct Circuit Designs, D. Borrione (editor) pp. 43-67, N. Holland, Amsterdam 1987.
7. L. Dadda "Some Schemes for parallel multipliers," in Computer Arithmetic Vol. l, E.E. Swartzlander Jr. (editor), IEEE Computer Society Press, 1990.
8. W.A. Hunt., "FM8501: A verified Microprocessor", Ph.D thesis, UT Austin, 1985.
9. R.K. Montoye, E. Hokenek and S.L. Runyon, "Design of the IBM RISC System/6000 floating-point execution unit," IBM Journal, Vol. 34, No. 1, 1990.
10. "Theorem Provers in circuit design', IFIP Transactions, V. Stavridou, T.F. Melham, R.T. Boute (eds.) N.Holland 1992.
11. J. Joyce, G. Birtwistle and M. Gordon, "Proving a computer correct in HOL', Tech. Report 100, Computer Lab. University of Cambridge 1986.
12. D. Kapur and M. Subramaniam, "Mechanical Verification of Adder Circuits Using Powerlists," CS.Tech. Report, Dept. of CS Suny Albany, November 1995.
13. R.P. Kurhshan, L. Lamport, "Verification of a Multiplier: 64 Bits and Beyond," Fifth Intl. Conf. on CAV, C. Courcoubetis (editor), LNCS 697, July 1993.
14. L. Pierre, "VHDL Description and Formal Verification of Systolic Multipliers," in Proc. of CHDL, D. Agnew and L. Claesen (eds.) N. Holland 1993.
15. D. Kapur, and H. Zhang, "An overview of Rewrite Rule Laboratory (RRL)," J. of Computer and Mathematics with Applications, 29, 2, 1995, 91-114.
16. D. Cyrluk and S. Rajan and N. Shankar and M. K. Srivas, "Effective Theorem Proving for Hardware Verification", Proc. 2 conference on theorem provers in circuit design, R. Kumar and T. Kropf (eds.), Sept. 1994.
17. M. Srivas and M. Bickford, "Formal Verification of a pipelined microprocessor.", IEEE Software, Sept. 1990.
18. Shui-Kai Chin, "Verified Functions for Generating Signed-Binary Arithmetic Hardware", 1EEE trans, on Computer Aided Design, Vol. 1t, No. 12, Dec. 1992.
19. D. Verkest, L. Claesen, and H. De Man, "Correctness Proofs of Parameterized Hardware Modules in the Cathedral-II Synthesis Environment", EDA C'90, Glasgow, Scotland, March 1999.
20. C.S. Wallace, "A Suggestion for a fast multiplier in IEEE Trans. Electron. Cornput., EC-13:14-17, 1964.