Deductive verification of modular systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1536, Issue , 1998, Pages 239-275

  Finkbeiner, Bernd ^a   Manna, Zohar ^a   Sipma, Henny B ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTER SCIENCE; COMPUTERS;

DEDUCTIVE VERIFICATION; DESCRIPTION LANGUAGES; FORMAL FRAMEWORK; MODULE INTERFACES; MUTUAL EXCLUSIONS; PARALLEL COMPOSITION; TRANSITION SYSTEM; VERIFICATION METHOD;

HIERARCHICAL SYSTEMS;

EID: 84949233486     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-49213-5_9     Document Type: Conference Paper

References (29)

1. th Intl. Conference on Computer Aided Verification, vol. 1102 of LNCS. Springer-Verlag, July 1996.
2. M. Abadi and L. Lamport. The existence of refinement mappings. In Proc. 3rd IEEE Symp. Logic in Comp. Sci.., pages 165-175. IEEE Computer Society Press, 1988.
3. M. Abadi and L. Lamport. Conjoining specifications. Technical Report SRC-118, DEC-SRC, December 1993.
4. N.S. Bjørner, A. Browne, E.S. Chang, M. Colón, A. Kapur, Z. Manna, H.B. Sipma, and T.E. Uribe. STeP: The Stanford Temporal Prover, User's Manual. Technical Report STAN-CS-TR-95-1562, Computer Science Department, Stanford University, November 1995.
5. N.S. Bjørner, A. Browne, E.S. Chang, M. Colón, A. Kapur, Z. Manna, H.B. Sipma, and T.E. Uribe. STeP: Deductive-algorithmic verification of reactive and real-time systems. In Alur and Henzinger [AH96], pages 415-418.
6. H. Barringer and R. Kuiper. Hierarchical development of concurrent systems in a temporal logic framework. In Seminar on Concurrency, vol. 197 of LNCS, pages 35-61. Springer-Verlag, 1984.
7. A. Browne, Z. Manna, and H.B. Sipma. Generalized temporal verification diagrams. In 15th Conference on the Foundations of Software Technology and Theoretical Computer Science, vol. 1026 of LNCS, pages 484-498. Springer-Verlag, 1995.
8. nd Asian Computing Science Confi, vol. 1179 of LNCS, pages 276-286. Springer-Verlag, December 1996.
9. N.S. Bjørner, Z. Manna, H.B. Sipma, and T.E. Uribe. Deductive verification of real-time systems using STeP. In 4th Intl. AMAST Workshop on Real-Time Systems, vol. 1231 of LNCS, pages 22-43. Springer-Verlag, May 1997.
10. E.S. Chang. Compositional Verification of Reactive and Real-Time Systems. PhD thesis, Computer Science Department, Stanford University, Stanford, California, 1993. Tech. Report STAN-CS-TR-94-1522.
11. D.L. Dill. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. PhD thesis, Carnegie-Mellon Univ., 1988. Available as Technical Report CMU-CS-88-119.
12. S. Garland, J. Guttag, and J. Staunstrup. Verification of vlsi circuits using 1p. In G.J. Milne, editor, The Fusion of Hardware Design and Verification, pages 329-345. Elsevier Science Publishers B.V. (North Holland), 1988.
13. O. Grumberg and D.E. Long. Model checking and modular verification. ACM Trans. Prog. Lang. Sys., 16(3):843-871, May 1994.
14. C. Jones. Tentative steps toward a development method for interfering programs. ACM TOPLAS, 5(4):596-619, 1983.
15. B. Jonsson and Y.K. Tsay. Assumption/guarantee specifications in linear-time temporal logic. In TAPSOFT '95, pages 262-276, 1995.
16. Y. Kesten, Z. Manna, and A. Pnueli. Temporal verification of simulation and refinement. In J.W. de Bakker, W.P. de Roever, and G. Rosenberg, editors, A Decade of Concurrency, vol. 803 of LNCS, pages 273-346. Springer-Verlag, 1994.
17. N.A. Lynch and M.R. Tuttle. Hierarchical correctness proofs for distributed algorithms. In Proceedings of the Sixth Annual Symposium on Principles of Distributed Computing, pages 137-151. ACM Press, 1987.
18. N.A. Lynch and M. Tuttle. An introduction to input/output automata. CWI-Quarterly, 2(3):219-246, 1989.
19. J. Misra and K.M. Chandy. Proofs of networks of processes. IEEE Transactions on Software Engineering, SE-7(4):417-426, 1981.
20. Z. Manna and A. Pnueli. The Temporal Logic of Reactive and Concurrent Systems: Specification. Springer-Verlag, New York, 1991.
21. Z. Manna and A. Pnueli. Temporal verification diagrams. In M. Hagiya and J.C. Mitchell, editors, Proc. International Symposium, on Theoretical Aspects of Computer Software, vol. 789 of LNCS, pages 726-765. Springer-Verlag, 1994.
22. Z. Manna and A. Pnueli. Clocked transition systems. In Proc. of the Intl. Logic and Software Engineering Workshop, August 1995. Beijing, China.
23. Z. Manna and A. Pnueli. Temporal Verification of Reactive Systems: Safety. Springer-Verlag, New York, 1995.
24. A. Pnueli. In transition from global to modular temporal reasoning about programs. In K.R. Apt, editor, Logics and Models of Concurrent Systems, sub-series F: Computer and System Science, pages 123-144. Springer-Verlag, 1985.
25. C.L. Seitz. Ideas about arbiters. Lambda, pages 10-14, 1980.
26. N. Shankar. A lazy approach to compositional verification. Technical report, Computer Science Laboratory, SRI International, Menlo Park, California, December 1993.
27. N. Shankar. Lazy compositional verification. In this volume, 1998.
28. J. Staunstrup. A Formal Approach to Hardware Design. Kluwer Academic Publishers, 1994.
29. H.B. Sipma, T.E. Uribe, and Z. Manna. Deductive model checking. In Alur and Henzinger [AH96], pages 208-219.