Using modern graphics architectures for general-purpose computing: A framework and analysis

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 306-317

  Thompson, Chris J ^a   Hahn, Sahngyun ^a   Oskin, Mark ^a  

^a UNIVERSITY OF WASHINGTON   (United States)

Author keywords

Acceleration; Computer architecture; Computer graphics; Computer science; Displays; Games; Hardware; Pipelines; Turning; Vector processors

Indexed keywords

ACCELERATION; ARRAY PROCESSING; COMPUTER GAMES; COMPUTER GRAPHICS; COMPUTER HARDWARE; COMPUTER SCIENCE; DISPLAY DEVICES; HARDWARE; PIPELINE PROCESSING SYSTEMS; PIPELINES; PROBLEM SOLVING; TURNING;

GAMES; GENERAL-PURPOSE COMPUTING; GRAPHICS ARCHITECTURE; HIGH PERFORMANCE COMPUTING; MATRIX MULTIPLICATION; MICRO ARCHITECTURES; PROGRAMMING FRAMEWORK; VECTOR PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 84948970619     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2002.1176259     Document Type: Conference Paper

References (19)

1. ATI Corporation. RenderMonkey Version 0. 5 Beta Documentation, August 2002.
2. R. Barzel and D. Salesin. Patchwork: A fast interpreter for a restricted dataow language. The Journal of Systems and Software, 6(3):251-259, August 1986.
3. N. England. A graphics system architecture for interactive application-speciýc display functions. IEEE Computer Graphics and Applications, 6(1):60-70, January 1986.
4. H. Fuchs et al. Pixel-planes 5: A heterogeneous multiprocessor graphics system using processor-enhanced memories. In Computer Graphics (Proceedings of SIGGRAPH 89), volume 23, pages 79-88, Boston, Massachusetts, July 1989.
5. J. K. Hao. A clausal genetic representation and its related evolutionary procedures for satisýability problems. In Proceedings of the International Conference on Artificial Neural Nets and Genetic Algorithms, pages 289-292, Ales, France, April 1995.
6. A. Kunimatsu et al. Vector unit architecture for emotion synthesis. IEEE Micro, 20(2):40-47, March/April 2000.
7. A. Levinthal and T. Porter. CHAP: A SIMD graphics processor. In Computer Graphics (Proceedings of SIGGRAPH 84), volume 18, pages 77-82, Minneapolis, Minnesota, July 1984.
8. E. Lindholm, M. J. Kilgard, and H. Moreton. A userprogrammable vertex engine. In Proceedings of ACM SIGGRAPH 2001, pages 149-158, August 2001.
9. A. M. Logar, E. M. Corwin, and T. M. English. Implementation of massively parallel genetic algorithms on the MasPar MP-1. In Proceedings of the 1992 ACM/SIGAPP Symposium on Applied Computing, pages 1015-020, 1992.
10. M. D. McCool. SMASH: A next-generation API for programmable graphics accelerators. Technical report CS-2000-14, Computer Graphics Lab, University of Waterloo, 2000.
11. Microsoft Corporation. DirectX Software Development Kit, 2001. Version 8. 1.
12. N. Nemer-Preece and R. Wilkerson. Parallel genetic algorithm to solve the satisýability problem. In Proceedings of the 1998 ACM Symposium on Applied Computing, pages 23-28, 1998.
13. NVIDIA Corporation. OpenGL Extension Specifications, May 2001.
14. NVIDIA Corporation. Cg Language Specification, August 2002.
15. NVIDIA Corporation. NVSDK Software Development Kit, 2002. Version 5. 2.
16. M. Olano. A Programmable Pipeline for Graphics Hardware. Ph. D. Thesis, University of North Carolina at Chapel Hill, 1998.
17. B. Paul et al. The Mesa 3D Graphics Library, 2002. Version 4. 0. 3.
18. K. Proudfoot et al. A real-time procedural shading system for programmable graphics hardware. In Proceedings of ACM SIGGRAPH 2001, pages 159-170, August 2001.
19. A. Whitley. A genetic algorithm tutorial. Technical report CS-93-103, Department of Computer Science, Colorado State University, 1993.