Tamagotchis need not die - Verification of statemate designs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1384, Issue , 1998, Pages 218-231

  Brockmeyer, Udo ^a   Wittich, Gunnar ^a  

^a OFFIS INSTITUTE FOR INFORMATION TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

SEMANTICS;

DESIGN TOOL; EMBEDDED CONTROL APPLICATIONS; MODEL CHECKER; REQUIREMENT SPECIFICATION; SYMBOLIC MODEL CHECKING; TIMING DIAGRAMS; TOOLSETS; VISUAL FORMALISM;

MODEL CHECKING;

EID: 84947941306     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0054174     Document Type: Conference Paper

References (19)

1. S.B. Akers: Binary decision diagrams. In: Transactions on Computers, No. 6 in Vol. C-27, IEEE (1978) 509-516
2. K. S. Brace, Richard L. Rudell and Randal E. Bryant: Efficient implementation of a BDD package. In: Proceedings 27th Design Automation Conference, Orlando, Florida, ACM/IEEE (1990) 40-45
3. J.R. Burch, E.M. Clarke, K.L. McMillan and D.L. Dill: Sequential circuit verification using symbolic model checking. In: Design Automation Conference ACM/IEEE (1990)
4. J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill and Jim Hwang: Symbolic model checking: 1020 states and beyond. In: Proceedings of the Fifth Annual IEEE Symposium on Logic in Computer science (1990)
5. W. Damm, U. Brockmeyer, H.J. Holberg, G. Wittich and M. Eckrich: Einsatz formaler Methoden zur ErhShung der Sicherheit eingebetteter Systeme im KFZ. VDI/VW Gemeinschaftstagung (1997)
6. W. Damm, H. Hungar, B. Josko and A. Pnueli: A Compositional Real-Time Semantics of STATEMATE Designs. In: Proceedings of COMPOS 97, edt. H. Langmaack and W.P. de Roever, Springer Verlag, to appear 1998
7. W. Damm, B. Josko, R. SchlSr: Specification and verification of VHDL-based system-level hardware designs. In: E. BSrger, editor, Specification and Validation Methods. Oxford University Press, (1995) 331-410
8. K. Feyerabend and B. Josko: A Visual Formalism for Real Time Requirement Specifications, Transformation-Based Reactive Systems Development. In: Proceedings of 4th International AMAST Workshop on Real-Time Systems and Concurrent and Distributed Software, ARTS'97, edt. M. Bertran and T. Rus. Lecture Notes in Computer Science Vol. 1231. Springer Verlag (1997) 156-168
9. T. Filkorn, SIEMENS AG: Applications of Formal Verification in Industrial Automation and Telecommunication. In: Proceedings of Workshop on Formal Design of Safety Critical Embedded Systems, (1997)
10. D. Harel: Statecharts: A Visual Formalism for Complex Systems. In: Science of Computer Programming 8, (1987)
11. D. Harel, H. Lachover, A. Naamad, A. Pnueli, M. Politi, R. Sherman, A. Shtull-Trauring and M. Trakhtenbrot: STATEMATE: A working environment for the development of complex reactive systems. In: IEEE Transactions on Software Engineering, (1990) 403-414
12. D. Harel and A. Naamad: The STATEMATE Semantics of Statecharts. In: ACM transactions on software engineering and methodology, Vol 5 No 4 (1996)
13. D. Hazel, A. Pnueli, J.P. Schmidt and R. Sherman: On the Formal Semantics of StateCharts. In: Proceedings of First IEEE, Symposium on Logic in Computer Science, (1987)
14. D. Harel and M. Politi: Modeling Reactive Systems with Statecharts: The STATEMATE Approach. i-LOGIX INC., Three Riverside Drive, Andover, MA 01810, Part No, D-1100-43 (1996)
15. E. Mikk, Y. Lakhnech, C. Petersolm and M. Siegel: On Formal Semantics of Statecharts as Supported by STATEMATE. In: Proceedings of BCS-FACS Northern Formal Methods Workshop, (1997)
16. S. Owre, N. Shankar and J.M. Rushby: A Tutorial on Specification and Verification Using PVS. In: Computer Science Laboratory, SRI Int., (1993)
17. R. Schlör: Symbolic Timing Diagrams: A visual formalism for specification and verification of system-level hardware designs. In: Dissertation (to appear), Universit/it Oldenburg, (1998)
18. R. SchlSr and W. Damm: Specification and Verification of System-Level Hardware Designs using Timing Diagrams. In: EDAC-EUROASIC, (1993)
19. VIS: A system for Verification and Synthesis. The VIS Group. In Proceedings of the 8th International Conference on Computer Aided Verification, Springer Lecture Notes in Computer Science, Vol. 1102, Edited by R. Alur and T. Henzinger, New Brunswick, NJ (1996) 428-432