Formal verification of the alpha 21364 network protocol

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1869, Issue , 2000, Pages 443-461

  Mokkedem, Abdel ^a   Leonard, Tim ^a  

^a HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; COST ENGINEERING; FORMAL LOGIC; FORMAL METHODS; NETWORK PROTOCOLS; SOFTWARE ENGINEERING; THEOREM PROVING;

DEADLOCK FREEDOM; LIVENESS; MESSAGE ORDERING;

FORMAL VERIFICATION;

EID: 84947233674     PISSN: 03029743     EISSN: 16113349     Source Type: Journal    
DOI: 10.1007/3-540-44659-1_28     Document Type: Article

References (11)

1. Peter Bannon. Alpha 21364: a scalable single-chip SMP. In Microprocessor Forum (Cahners MicroDesign Resources), pages 68-80, October 1998. http://www.digital.com/alphaoem/present/index.htm.
2. M. Bass, T.W. Blanchard, D.D. Josephson, D. Weir, and D.L. Halperin. Design methodologies for the PA 7100LC microprocessor. Hewlett-Packard Journal, 1995.
3. Ricky W. Butler and Jon A. Sjogren. A PVS Graph Theory Library. Technical Report Memorandum, NASA Langly Research Center, December 1997. http://atb-www.larc.nasa.gov/ftp/larc/PVS-library.
4. W.J. Dally and C.L. Seitz. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Transactions on Computers, 1987.
5. Mike Kantrowitz and Lisa M. Noack. Functional verification of a multi-issue, pipelined, superscalar Alpha processor - the Alpha 21164 CPU chip. Digital Technical Journal, 1995.
6. Leslie Lamport. Specifying concurrent systems with TLA+. In Manfred. Broy and Ralf Steinbriiggen, editors, Calculational System Design, pages 183-247. IOS Press, 1999.
7. K.L. McMillan. Getting started with SMV. Technical report, Cadence Berkeley Labs, December 1999. http://www-cad.eecs.berkeley.edu:80/"kenmcmil/.
8. A. Mokkedem, R. Hosabettu, M.D. Jones, and G. Gopalakrishan. Formalization and analysis of a solution to the PCI 2.1 bus transaction ordering problem. Formal Methods in System Design, 2000.
9. N. Shankar, S. Owre, and J. M. Rushby. PVS Tutorial. Computer Science Laboratory, SRI International, Menlo Park, CA, February 1993. Also appears in Tutorial Notes, Formal Methods Europe '93: Industrial-Strength Formal Methods, pages 357-406, Odense, Denmark, April 1993.
10. Scott A. Taylor, Michael Quinn, Darren Brown, Nathan Dohm, Scot Hildebrandt, James Huggins, and Carl Ramey. Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor- the DEC Alpha 21264 microprocessor. InDesign Automation Conference, DAC '98, pages 638-643, Moscone center, San Francico, California, USA, June 1998. Association for Computing Machinery.
11. Yuan Yu, Panagiotis Manolios, and Leslie Lamport. Model checking TLA+ specifications. In Laurence Pierre and Thomas Kropf, editors, Correct Hardware Design and Verification Methods, LNCS, pages 54-66. Springer-Verlag, September 1999.