Formalization of Cadence SPW fixed-point arithmetic in HOL

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2335, Issue , 2002, Pages 185-204

  Akbarpour, Behzad ^a   Dekdouk, Abdelkader ^a   Tahar, Sofiène ^a  

^a Dept of Electrical and Computer Engineering   (Canada)

Author keywords

Fixed point; Floating point; HOL; Signal processing; SPW; Theorem proving

Indexed keywords

FORMAL LOGIC; FORMAL METHODS; NUMBERING SYSTEMS; SIGNAL PROCESSING; THEOREM PROVING;

ALGORITHMIC LEVELS; ARITHMETIC OPERATIONS; FIXED POINTS; FIXED-POINT NUMBERS; FLOATING POINTS; HIGHER ORDER LOGIC; MATHEMATICAL COUNTERPART; SIGNAL PROCESSOR;

FIXED POINT ARITHMETIC;

EID: 84944246058     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-47884-1_11     Document Type: Conference Paper

References (23)

1. M. D. Aagaard, and C.-J. H. Seger, The formal Verification of a Pipelined Double- Precision IEEE Floating-Point Multiplier, In ICCAD, pages 7-10. IEEE, Nov. 1995.
2. G. Barrett, “Formal Methods Applied to a Floating Point Number System”, IEEE Transactions on Software Engineering, SE-15(5): 611-621, May 1989.
3. C. Berg and C. Jacobi, “Formal Verification of the VAMP Floating Point Unit”, Proc. 11th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, CHARME 2001:325-339.
4. V. A. Carreno, “Interpretation of IEEE-854 Floating-Point Standard and Definition in the HOL System”, NASA Technical Memorandum 110189, September 1995.
5. M. Cornea-Hasegan, “Proving the IEEE Correctness of Iterative Floating-Point Square Root, Divide, and Remainder Algorithms”, Intel Technology Journal, Q2, 1998.
6. Y.-A. Chen and R. E. Bryant, “Verification of Floating Point Adders”, In CAV’98, Volume 1427 of LNCS, 1998.
7. M. Daumas, L. Rideau, L. Théry, “A Generic Library for Floating-Point Numbers and Its Application to Exact Computing”, Proc. TPHOLs’2001:169-184, November 2001.
8. M. J. C. Gordon and T. F. Melham, “Introduction to HOL: A Theorem Proving Environment for Higher-Order Logic.” Cambridge University Press, 1993.
9. J. R. Harrison, “Theorem Proving with the Real Numbers”, Technical Report Number 408, University of Cambridge Computer Laboratory, December 1996.
10. J. R. Harrison, “Floating-Point Verification in HOL Light: The Exponential Function”, Technical Report Number 28, University of Cambridge Computer Laboratory. UK, June 1997.
11. J. R. Harrison, “A Machine-Checked Theory of Floating-Point Arithmetic”, Proc. TPHOLs’99, August 1999.
12. G. Huet, G. Kahn, and C. Paulin-Mohring, “The Coq Proof Assistant: A Tutorial: Version 6.1” Technical Report 204, INRIA, 1997.
13. IEEE, “IEEE Standard for Binary Floating-Point Arithmetic”, 1985. ANSI/IEEE Std 754-1985.
14. IEEE, “IEEE Standard for Radix-Independent Floating-Point Arithmetic”, 1987. ANSI/IEEE Std 854-1987.
15. M. Leeser, and J. O’Leary, “Verification of a Subtractive Radix-2 Square Root Algorithm and Implementation”, Proc. ICCD’95, October 1995.
16. J. O’Leary, X. Zhao, R. Gerth, and C. H. Seger, “Formally Verifying IEEE Compliance of Floating-Point Hardware”, Intel Technology Journal, 1999.
17. P. S. Miner, and J. F. Leathrum, “Verification of IEEE Compliant Subtractive Division Algorithms”, In FMCAD-96, Volume 1166 of LNCS, pages 64-, November 1996.
18. P.S. Miner, “Defining the IEEE-854 Floating-Point Standard in PVS”, Technical Memorandum 110167, NASA, Langley Research Center, Hampton, VA 236810001, USA, June 1995.
19. J. S. Moore, T. Lynch, and M. Kaufmann, “A Mechanically Checked Proof of the AMD5K86 Floating Point Division Program”, IEEE Transactions on Computers, 47(9):913-926, 1998.
20. S. M. Mueller and W. J. Paul, “Computer Architecture. Complexity and Correctness”, Springer 2000.
21. D. M. Russinoff, “A Case Study in Formal Verification of Register-Transfer Logic with ACL2: The Floating Point Adder of the AMD Athlon Processor”, In Proceedings of FMCAD-00, volume 1954 of LNCS. Springer, 2000.
22. “Signal Processing WorkSystem (SPW) User’s Guide”, Cadence Design Systems, Inc., July 1999.
23. W. Wong, “The HOL word Library”, University of Cambridge, Computer Laboratory, May 1993.