Loop termination prediction

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1940, Issue , 2000, Pages 73-87

  Sherwood, Timothy ^a   Calder, Brad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ITERATIVE METHODS;

BRANCH PREDICTION; HARDWARE EXTENSION; HIGH PERFORMANCE PROCESSORS; INSTRUCTION FETCH; ITERATION COUNT; REPEATING PATTERNS; SOFTWARE TECHNIQUES; TWO-LEVEL PREDICTOR;

FORECASTING;

EID: 84944074448     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-39999-2_8     Document Type: Conference Paper

References (16)

1. A. Eden and T. Mudge. The YAGS branch prediction scheme. In 31st International Symposium on Microarchitecture, pages 69–77, December 1998.
2. A. Farcy, O. Temam, R. Espasa, and T. Juan. Dataflow analysis of branch mispredictions and its application to early resolution of branch outcomes. In 31st International Symposium on Microarchitecture, December 1998.
3. Gonzalez and Gonzalez. Control-flow speculation thorough value prediction for superscalar processors. In International Conference on Parallel Architectures and Compilation Techniques, October 1999.
4. T. Heil, Z. Smith, and J. E. Smith. Improving branch predictors by correlating on data values. In 32nd International Symposium on Microarchitecture, November 1999.
5. IBM. The PowerPC Architecture: A Specification for a New Family of RISC Processors. Morgan Kaufmann Publishers, 1994.
6. Intel. IA-64 Application Developer’s Architecture Guide. Intel Corporation, Order Number 245188-001, 1999.
7. R. E. Kessler, E. J. McLellan, and D. A. Webb. The alpha 21264 microprocessor architecture. In International Conference on Computer Design, October 1998.
8. S. McFarling. Combining branch predictors. Technical Report TN-36, Digital Equipment Corporation, Western Research Lab, June 1993.
9. C. H. Perleberg and A. J. Smith. Branch target buffer design and optimization. IEEE Transactions on Computers, 42(4):396–412, 1993.
10. K. Skadron, P. Ahuja, M. Martonosi, and D. Clark. Improving prediction for procedure returns with return-address-stack repair mechanisms. In Proceedings of the 31st Annual International Symposium on Microarchitecture, pages 259–271, December 1998.
11. J. E. Smith. A study of branch prediction strategies. In 8th Annual International Symposium of Computer Architecture, pages 135–148. ACM, 1981.
12. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of the Conference on Programming Language Design and Implementation, pages 196–205. ACM, 1994.
13. J. Tubella and A. Gonzalez. Control speculation in multithreaded processors through dynamic loop detection. In 4th International Symposium on High Performance Computer Architecture, February 1998.
14. T. Yeh. Two-level adpative branch prediction and instruction fetch mechanisms for high performance superscalar processors. Ph. D. Dissertation, University of Michigan, 1993.
15. T. Yeh and Y. Patt. A comprehensive instruction fetch mechanism for a processor supporting speculative execution. In Proceedings of the 25th Annual International Symposium on Microarchitecture, pages 129–139, December 1992.
16. T.-Y. Yeh and Y. Patt. Two-level adaptive branch prediction. In 18th Annual International Symposium on Computer Architecture, pages 51–61, May 1991.