Introducing mutual exclusion in Esterel

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1755, Issue , 2000, Pages 445-459

  Schneider, Klaus ^a   Sabelfeld, Viktor ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ESTERS;

CODE SECTIONS; ESTEREL; MUTUAL EXCLUSIONS; SYNCHRONOUS PROGRAMMING;

TRANSLATION (LANGUAGES);

EID: 84943263940     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46562-6_40     Document Type: Conference Paper

References (16)

1. G. Berry and G. Gonthier. The Esterel synchronous programming language: De-sign, semantics, implementation. Science of Computer Programming, 19(2):87-152, 1992.
2. G. Berry. The constructive semantics of pure Esterel, May 1996.
3. G. Berry. The foundations of Esterel. In G. Plotkin, C. Stirling, and M. Tofte, editors, Proof, Language and Interaction: Essays in Honour of Robin Milner. MIT Press, 1998.
4. E. W. Dijkstra. Solution of a problem in concurrent programming control. Comm. ACM, 8(9):569, 1965.
5. E. W. Dijkstra. Cooperating sequential processes. In F. Genuys, editor, Program-ming Languages, Academic Press, New York, p. 43-112, 1968.
6. L. Lamport. A new solution of Dijkstra's concurrent programming problem. Comm. ACM, 17(8):453-455, 1974.
7. G. L. Peterson. A new solution to Lamport's concurrent programming problem. ACM Transactions on Progr. Lang. and Systems, 5(1):56-65, 1983.
8. H. Touati and G. Berry. Optimized controller synthesis using Esterel. In Interna-tional Workshop on Logic Synthesis, Lake Tahoe, 1993. IEEE Computer Society Press.
9. H. Toma, E. Sentovitch, and G. Berry. Latch optimization in circuits generated from high-level descriptions. In IEEE/ACM International Conference on Computer Aided Design (ICCAD). ACM/IEEE, IEEE Computer Society Press, 1996.
10. K. L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, Norwell Massachusetts, 1993.
11. E. A. Emerson. Temporal and Modal Logic. In J. van Leeuwen, editor, Handbook of Theoretical Computer Science, volume B, pages 996-1072, Amsterdam, 1990. Elsevier Science Publishers.
12. K. Schneider. CTL and equivalent sublanguages of CTL*. In C. Delgado Kloos, editor, IFIP Conference on Computer Hardware Description Languages and their Applications (CHDL), pages 40-59, Toledo, Spain, April 1997. IFIP, Chapman and Hall.
13. K. Schneider. Model checking on product structures. In G. C. Gopalakrishnan and P. J. Windley, editors, Formal Methods in Computer-Aided Design, vol. 1522 of Lecture Notes in Computer Scienc, pages 483-500, Palo Alto, CA, November 1998. Springer Verlag.
14. M. J. C. Gordon and T. F. Melham. Introduction to HOL: A Theorem Proving En-vironment for Higher Order Logic. Cambridge University Press, 1993.
15. K. Schneider and T. Kropf. The C@S system: Combining proof strategies for system verification. In T. Kropf, editor, Formal Hardware Verification-Methods and Systems in Comparison, volume 1287 of Lecture Notes in Computer Science, pages 248-329. Springer Verlag, state of the art report edition, August 1997.
16. K. M. Chandry and J. Misra. Parallel Program Design: A Foundation. Addison-Wesley, 1988.