A simulation tool for evaluating shared memory systems

Proceedings - Simulation Symposium

Volumn 2003-January, Issue , 2003, Pages 335-342

  Tao, Jie ^a   Schulz, M ^b   Karl, W ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b Cornell University   (United States)

Author keywords

Application software; Coherence; Computational modeling; Computer simulation; Concurrent computing; Delay; Discrete event simulation; Hardware; Histograms; Monitoring

Indexed keywords

APPLICATION PROGRAMS; COHERENT LIGHT; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; DISCRETE EVENT SIMULATION; GRAPHIC METHODS; HARDWARE; MEMORY ARCHITECTURE; MONITORING;

APPLICATION SOFTWARES; COMPUTATIONAL MODEL; CONCURRENT COMPUTING; DELAY; HISTOGRAMS;

CACHE MEMORY;

EID: 84941333847     PISSN: 1080241X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIMSYM.2003.1192831     Document Type: Conference Paper

References (16)

1. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer Syste Modeling. Computer, 35(2):59-67, 2002.
2. L. N. Bhuyan, R. Iyer, H. Wang, and A. Kumar. Impact of CC-NUMA Memory Management Policies on the Application Performance of Multistage Network. IEEE Transactions on Parallel and Distributed Systems, 11(3):230-251, March 2000.
3. E. A. Brewer, C. N. Dellarocas, A. Colbrook, and W. E. Weihl. PROTEUS: A High-performance Parallel-Architecture Simulator. Technical Report MIT/LCS/TR-516, Massachusetts Institute of Technology, September 1991.
4. H. Hellwagner and A. Reinefeld, editors. SCI: Scalable Coherent Interface: Architecture and Software for High-Performance Computer Clusters, volume 1734 of Lecture Notes in Computer Science, chapter 3. Springer-Verlag, 1999.
5. S. A. Herrod. Using Complete Machine Simulation to Understand Computer System Behavior. PhD thesis, Stanford University, February 1998.
6. R. Hockauf, W. Karl, M. Leberecht, M. Oberhuber, and M. Wagner. Exploiting Spatial and Temporal Locality of Accesses: A New Hardware-based Monitoring Approach for DSM Systems. In Proceedings of Euro-Par'98 Parallel Processing / 4th International Euro-Par Conference Southampton, volume 1470 of Lecture Notes in Computer Science, pages 206-215, UK, September 1998.
7. H. C. Hsiao and C. T. King. MICA: A Memory and Interconnect Simulation Environment for Cache-based Architectures. In Proceedings of the 33rd IEEE Annual Simulation Symposium (SS 2000), pages 317-325, April 2000.
8. IEEE Computer Society. IEEE Standard for the Scalable Coherent Interface(SCI). IEEE Std 1596-1992, IEEE 345 East 47th Street, New York, NY 10017-2394, USA, August 1993.
9. P. S. Magnusson and B. Werner. Efficient Memory Simulation in SimICS. In Proceedings of the 8th Annual Simulation Symposium, Phoenix, Arizona, USA, April 1995.
10. A.-T. Nguyen, M. Michael, A. Sharma, and J. Torrellas. The augmint multiprocessor simulation toolkit for intel x86 architectures. In Proceedings of 1996 International Conference on Computer Design, October 1996.
11. V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors. In Proceedings of the Third Workshop on Computer Architecture Education, February 1997.
12. M. Schulz, J. Tao, J. Jeitner, and W. Karl. A Proposal for a New Hardware Cache Monitoring Architecture. In ACM SIGPLAN Workshop on Memory System Performance (MSP 2002), Berlin, Germany, June 2002.
13. M. Schulz, J. Tao, and W. Karl. Improving the Scalability of Shared Memory Systems through Relaxed Consistency. In Proceedings of the Second Workshop on Caching, Coherence, and Consistency (WC3'02), New York, USA, June 2002.
14. J. E. Veenstra and R. Fowler. MINT Tutorial and User Manual. Technical Report 452, University of Rochester, June 1993.
15. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-36, June 1995.
16. WWW. Limes: An Execution-Driven Multiprocessor Simulation Tool for PC Platforms. http://galeb.etf.bg.ac.yu/~davor/limes/.