Resistive Memories for Ultra-Low-Power embedded computing design

Technical Digest - International Electron Devices Meeting, IEDM

Volumn 2015-February, Issue February, 2015, Pages 6.3.1-6.3.4

  Vianello, E ^a   Thomas, O ^a   Molas, G ^a   Turkyilmaz, O ^a   Jovanovic N ^a   Garbin, D ^a   Palma, G ^a   Alayan, M ^a   Nguyen, C ^a   Coignus, J ^a   Giraud, B ^a   Benoist, T ^a   Reyboz, M ^a   Toffoli, A ^a   Charpin, C ^a   Clermidy, F ^a   Perniola, L ^a  

^a CEA LETI   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER CIRCUITS; ELECTRIC POWER UTILIZATION; ELECTROLYTES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FLIP FLOP CIRCUITS; HAFNIUM OXIDES; INTEGRATED CIRCUITS; RHENIUM COMPOUNDS; RRAM; STATIC RANDOM ACCESS STORAGE;

CONFIGURATION MEMORY; EMBEDDED COMPUTING; HIGH RESISTIVE STATE; LOW OPERATING VOLTAGE; NON-VOLATILE FLIP-FLOPS; OPTIMIZED DEVICES; STAND-BY LEAKAGE; STANDBY POWER CONSUMPTION;

INTEGRATED CIRCUIT DESIGN;

EID: 84938233000     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2014.7046995     Document Type: Conference Paper

References (21)

1. R. Fackenthal et al., 2014 ISSCC, pp.338-340.
2. Tz-Yi Liu et al., 2013, ISSCC, pp.210-212.
3. G. Palma et al., 2014 TED, vol.61 no.3 pp.793-800.
4. E. Vianello et al., 2013 IEDM, pp.741-744.
5. A. Benoist et al., 2014 IRPS, pp. 2E.6.1-5.
6. L. Goux et al.2014 VLSI
7. M. Tada et al., 2010, IEDM, pp.403-406.
8. Q. Liu et al., 2009 ESSDERC pp.221-224
9. M. Tada et al., 2012, IEDM, pp.693-696.
10. K. Aratani et al., 2007 IEDM, pp.783-786.
11. W. Kim et.al., 2011 VLSI, pp. 22-23
12. L. Goux et al., 2012, VLSI, pp.159-160.
13. M. Lin et al., 2007 CADICS, pp.216-229.
14. Y.Y. Liauw et al.,2012 ISSCC, pp. 406-408.
15. F. Clermidy et al., 2014, DATE, pp.1-6.
16. P.-E. Gaillardon et al., 2010 ICECS, pp.62-65.
17. S. Onkaraiah et al., 2013 ISCAS, pp.2440-2443.
18. S. Yasuda et al., 2011 IMW, pp.1-4.
19. M. Yamaoka et al., 2005 JSSC, vol.40, no.1, pp.186-194.
20. J. Luu et al., 2009, International Symp. on FPGAs.
21. N. Jovanovi et al. 2014, NEWCAS.