Compressing transitions for model checking

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2404, Issue , 2002, Pages 569-582

  Kurshan, Robert ^a   Levin, Vladimir ^b   Yenigün, Hüsnü ^c  

^a CADENCE DESIGN SYSTEMS   (United States)

^b NOKIA RESEARCH CENTER   (United States)

^c SABANCI UNIVERSITY   (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS;

COMPRESSION ALGORITHMS; OPTIMIZATION TECHNIQUES; TIME-FREE;

MODEL CHECKING;

EID: 84937538816     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45657-0_48     Document Type: Conference Paper

References (18)

1. Marius Bozga, Jean-Claude Fernandez, and Lucian Ghirvu. State space reduction based on live variables analysis. In Static Analysis Symposium, pages 164–178, Venezia, Italy, 1999. 580
2. H. Van der Schoot and H. Ural. An improvement on partial order model checking with ample sets. Technical Report TR-96-11, Univ. of Ottawa, Canada, 1996. 580
3. E. W. Dijkstra. Guarded commands, nondeterminacy, and formal derivation of programs. Communications of ACM, 18(8):453–457, August 1975. 575
4. P. Godefroid. Partial–Order Methods for the Verification of Concurrent Systems: An Approach to the State–Explosion Problem. PhD thesis, University of Liége, Liége, Belgium, November 1994. 569, 571
5. G. J. Holzmann. The engineering of a model checker: The gnu i-protocol case study revised. In 6th Workshop on SPIN, LNCS 1680, 1999. 580
6. ITU–T, Geneva. Functional Specification and Description Language (SDL), Recommendation Z. 100, March 1993. 570-573
7. R. P. Kurshan, V. Levin, M. Minea, D. Peled, and H. Yenigün. Combining hardware and software verification tecniques. Formal Methods in System Design. accepted for publication. 570, 571, 579
8. R. P. Kurshan, V. Levin, and H. Yenigün. Compressing transitions for model checking. Technical report, Bell Labs, Lucent Technologies, 2002. 572
9. R. P. Kurshan. Computer–Aided Verification of Coordinating Processes: The Automata–Theoretic Approach. Princeton University Press, 1994. 570
10. R. P. Kurshan, V. Levin, M. Minea, D. Peled, and H. Yenigun. Static partial order reduction. In 4th International Conference Tools and Algorithms for the Construction and Analysis of Systems, LNCS 1384, pages 345–357, Portugal, 1998. 569, 570, 571, 579
11. L. Lamport. What good is temporal logic? In R. E. A. Mason, editor, Information Processing, pages 657–668, Paris, September 1983. Elsevier Science Publishers. 571
12. V. Levin and H. Yenigun. SDLCheck: A model checking tool. In 13th CAV, France, 2001. 570
13. D. Peled. All from one, one for all–on model checking using representatives. In 5th CAV, LNCS 697, pages 409–423, Crete, June 1993. Springer–Verlag. 569, 571
14. D. Peled, A. Valmari, and I. Kokkarinen. Relaxed visibility enhances partial order reduction. Formal Methods in System Design, 19(3), November 2001. 571, 581
15. A. Pnueli. The temporal logics of programs. In 18th Annual IEEE–CS Symposium on Foundations of Computer Science, pages 46–57, Cambridge, 1977. 570, 571
16. A. Valmari. A stubborn attack on state explosion. In 2nd CAV, LNCS 531, pages 156–165, Rutgers, June 1990. Springer–Verlag. 569, 571
17. H. Yenigün. Static Partial Order Reduction and Model Checking of HW/SW Co–Design Systems. PhD thesis, Middle East Technical University, Turkey, 2000. 571
18. K. Yorav. Exploiting Syntactic Structure for Automatic Verification. PhD thesis, The Technion–Israel Institute of Technology, Haifa, Israel, 2000. 580