Static partial order reduction

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1384, Issue , 1998, Pages 345-357

  Kurshan, R ^a   Levin, V ^a   Minea, M ^b   Peled, D ^a,b   Yenigun H ^a  

^a LUCENT TECHNOLOGIES   (United States)

^b Carnegie Mellon University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTER SCIENCE; COMPUTERS;

AUTOMATIC VERIFICATION; CONCURRENT PROGRAM; PARTIAL ORDER REDUCTIONS; REDUCTION MECHANISMS; REDUCTION TECHNIQUES; STATE-SPACE EXPLOSION; SYMBOLIC MODEL CHECKING; VERIFICATION ALGORITHMS;

MODEL CHECKING;

EID: 58849164515     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0054182     Document Type: Conference Paper

References (14)

1. R. Alur, R.K. Brayton, T.A. Henzinger, S. Qadeer, and S.K. Rajamaui. Partial order reduction in symbolic state space exploration. In Proceedings of the Conference on Computer Aided Verification (CA V'97), Haifa, Israel, June 1997.
2. E. Bounimova, V. Levin, O. Başbuğoğ1u, and K. Inan. A verification engine for SDL specification of communication protocols. In S. Bilgen, U. Çağlayan, and C. Ersoy, editors, Proceedings of the First Symposium on Computer Networks, pages 16-25, Istanbul, Turkey, May 1996.
3. C.T. Chou and D. Peled. Formal verification of a partial-order reduction technique for model checking. In Proceedings of the Second International Workshop on Tools and Algorithms for the Construction and Analysis of Systems, pages 241-257, Passau, Germany, 1996. Spfinger-Verlag. Volume 1055 of Lecture Notes in Computer Science
4. D.L. Dill. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. MIT Press, 1989.
5. D. Dolev, M. Klave, and M. Rodeh. An O(nlogn) unidirectional distributed algorithm for extrema finding in a circle. Journal of Algorithms, 3:245-260, 1982.
6. P. Godefroid and D. Pirottin. Refining dependencies improves partial-order verification methods. In Proc. 5th Conference on Computer Aided Verification, volume 697 of Lecture Notes in Computer Science, pages 438-449, Elounda, June 1993. Springer-Verlag.
7. R. H. Hardin, Z. Har'E1, and R. P. Kurshan. COSPAN. In Proc. CAV'96, volume 1102, pages 423-427. LNCS, 1996.
8. G.J. Holzmann. Design and Validation of Computer Protocols. Prentice-Hall, 1992.
9. G.J. Holzmann and D. Peled. An improvement in formal verification. In Formal Description Techniques 1994, pages 197-211, Bern, Switzerland, 1994. Chapman& Hall.
10. R. Kurshan. Computer-Aided Verification of Coordinating Processes. Princeton University Press, 1994.
11. L. Lamport. What good is temporal logic. In IFIP Congress, pages 657-668. North Holland, 1983. in Computer Science 115
12. D. Peled. Combining partial order reductions with on-the-fly model checking. Formal Methods in System Design, 8:39-64, 1996.
13. Functional Specification and Description Language (SDL), CCITT Blue Book, Recommendation Z.IO0. Geneva, 1992.
14. A. Valmari. A stubborn attack on state explosion. In Proc. Pnd Workshop on Computer Aided Verification, volume 531 of Lecture Notes in Computer Science, pages 156-165, Rutgers, June 1990. Springer-Verlag.